DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

74LVC1G38GV-Q100 데이터 시트보기 (PDF) - Nexperia B.V. All rights reserved

부품명
상세내역
제조사
74LVC1G38GV-Q100
NEXPERIA
Nexperia B.V. All rights reserved NEXPERIA
74LVC1G38GV-Q100 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Nexperia
74LVC1G38-Q100
2-input NAND gate; open drain
6.2 Pin description
Table 3. Pin description
Symbol
Pin
A
1
B
2
GND
3
Y
4
VCC
5
7. Functional description
Description
data input
data input
ground (0 V)
data output
supply voltage
Table 4. Function table[1]
Input
A
B
L
L
L
H
H
L
H
H
[1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF state.
8. Limiting values
Output
Y
Z
Z
Z
L
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
Min
Max Unit
VCC
supply voltage
IIK
input clamping current
VI < 0 V
VI
input voltage
IOK
output clamping current
VO > VCC or VO < 0 V
VO
output voltage
Active mode
Power-down mode
0.5
50
[1] 0.5
-
[1][2] 0.5
[1][2] 0.5
+6.5 V
-
mA
+6.5 V
50 mA
+6.5 V
+6.5 V
IO
output current
VO = 0 V to VCC
-
50 mA
ICC
IGND
Tstg
Ptot
supply current
ground current
storage temperature
total power dissipation
Tamb = 40 C to +125 C
-
100
65
[3]
-
100 mA
-
mA
+150 C
300 mW
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] When VCC = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
[3] For TSSOP5 and SC-74A packages: above 87.5 C the value of Ptot derates linearly with 4.0 mW/K.
74LVC1G38_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 9 December 2016
© Nexperia B.V. 2017. All rights reserved
3 of 13

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]