DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ISL8016 데이터 시트보기 (PDF) - Renesas Electronics

부품명
상세내역
제조사
ISL8016 Datasheet PDF : 22 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
ISL8016
Frequency Adjust
The frequency of operation is fixed at 1MHz and internal
compensation when FS is tied to VIN. Adjustable frequency
ranges from 500kHz to 4MHz via a simple resistor connecting FS
to SGND according to Equation 1:
RTk = -f-O-2----2S---0-C------k-1---H-0---3-z---- – 14
(EQ. 1)
Figure 35 is a graph of the measured Frequency vs RT for a VIN of
2.7V and 5.5V.
4200
3500
2800
2100
1400
700
VIN = 2.7V
VIN = 5.5V
0
0
70
140
210
280
350
420
RTs (kΩ)
FIGURE 35. FREQUENCY vs RTs
Synchronization Control
The ISL8016 can be synchronized from 500kHz to 4MHz by an
external signal applied to the SYNCIN pin. SYNCIN frequency should
be greater than 50% of internal clock frequency. The rising edge on
the SYNCIN triggers the rising edge of the PHASE pulse. Make sure
that the minimum on time of the PHASE node is greater than
140ns.
SYNCOUT is a 250µA current pulse signal output trigger on by
rising edge of the clock or SYNCIN signal (whichever is greater in
frequency) to dive other ISL8016 and avoid system’s beat
frequencies effect. See Figure 36 for more detail. The current
pulse is terminated and SYNCOUT is discharged to 0V after 0.8V
threshold is reached. SYNCOUT is 0V if the regulator operates at
light PFM load.
To implement time shifting between the master circuit to the
slave, it is recommended to add a capacitor, C13 as shown in
Figure 3. The time delay from SYNCOUT_Master to SYNCIN_Slave
as shown in Figure 3 is calculated in pF using Equation 2:
C13pF= 0.333  t 20ns
(EQ. 2)
Where t is the desired time shift between the master and the
slave circuits in ns. Care must be taken to include PCB parasitic
capacitance of ~3pF to 10pF.
The maximum should be limited to 1/Fs-100ns to insure that
SYNCOUT has enough time to discharge before the next cycle
starts.
PHASE1
CLOCK1
SYNCIN_S
0.75V
0.8V
SYNCOUT_M
w/Cap
PHASE2
20nsDELAY
FIGURE 36. SYNCHRONIZATION WAVEFORMS
Figure 37 is a graph of the Master to Slave phase shift vs SYNCOUT
capacitance for 1MHz switching operation.
300
250
200
150
PHASE SHIFT
MEASUREMENT
100
50
PHASE SHIFT
CALCULATION
0
0
40
80
120
160
200
240
C13 (pF)
FIGURE 37. PHASE SHIFT vs CAPACITANCE
Overcurrent Protection
The overcurrent protection is realized by monitoring the CSA
output with the OCP comparator, as shown in Figure 4. The current
sensing circuit has a gain of 138mV/A, from the P-FET current to
the CSA output. When the CSA output reaches a threshold set by
ISET, the OCP comparator is tripped to turn off the P-FET
immediately. See “Analog Specifications” on page 7 of the OCP
threshold for various ISET configurations. The overcurrent function
protects the switching converter from a shorted output by
monitoring the current flowing through the upper MOSFET.
Upon detection of overcurrent condition, the upper MOSFET will
be immediately turned off and will not be turned on again until
the next switching cycle. Upon detection of the initial overcurrent
condition, the overcurrent fault counter is set to 1. If, on the
subsequent cycle, another overcurrent condition is detected, the
OC fault counter will be incremented. If there are 17 sequential
OC fault detections, the regulator will be shut down under an
overcurrent fault condition. An overcurrent fault condition will
result in the regulator attempting to restart in a hiccup mode
within the delay of eight soft-start periods. At the end of the eight
soft-start wait period, the fault counters are reset and soft-start is
attempted again. If the overcurrent condition goes away during
the delay of eight soft-start periods, the output will resume back
into regulation point after hiccup mode expires.
FN7616 Rev 1.00
May 5, 2011
Page 16 of 22

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]