OR3LP26B 데이터 시트보기 (PDF) - Agere -> LSI Corporation

부품명

상세내역

제조사

OR3LP26B

ORCA® OR3LP26B Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface

Agere -> LSI Corporation 

Data Sheet

March 2000

ORCA OR3LP26B FPSC

Embedded Master/Target PCI Interface

PCI Bus Core Highlights (continued)

s Master:

— Generates all defined command codes except

interrupt acknowledge and special cycle.

— Capable of accessing its own local Target.

— Capable of acting as the system's configuration

agent by booting up with the Master logic

enabled.

— Supports multiple options for Master bus requests,

to increase PCI bus bandwidth.

— Supports single-cycle I/O space accesses.

— Provides option to delay PCI access until FIFO is

full on Master writes to increase PCI bandwidth.

— Supports programmable latency timer control.

s Target:

— Responds legally to all command codes: interrupt

acknowledge, special cycle, and reserved com-

mands ignored; memory read multiple and line

handled as memory read; memory write and

invalidate handled as memory write.

— Implements Target abort, disconnect, retry, and

wait cycles.

— Handles delayed transactions.

— Handles fast back-to-back transactions.

— Method of handling retries is programmable at

FPGA configuration to allow tailoring to different

Target data access latencies.

— Decodes at medium speed.

— Provides option to delay PCI access until FIFO is

full on Target reads to increase PCI bandwidth.

s Supports dual-address cycles (both as Master and

Target).

s Supports all six base address registers (BARs), as

either memory (32-bit or 64-bit) or I/O. Any legal

page size can be independently specified for each

BAR during FPGA configuration.

s Independent Master and Target clocks can be sup-

plied to the PCI FIFO interface from the FPGA-based

logic.

s Provides versatile clocking capabilities with FPGA

clocks sourced from PCI bus clock or elsewhere.

FIFO interface buffers asynchronous clock domains

between the PCI interface and FPGA-based logic.

s PCI interface timing: meets or exceeds 33 MHz,

50 MHz, and 66 MHz PCI requirements.

Parameter

Device Clock = > Out

Device Setup Time

Board Prop. Delay

Board Clock Skew

Total Budget

Load Capacitance

33 MHz

11.0 ns

7.0 ns

10.0 ns

2.0 ns

30.0 ns

50 pF

50 MHz

7.5 ns

4.5 ns

6.5 ns

1.5 ns

20.0 ns

50 pF

66 MHz

6.0 ns

3.0 ns

5.0 ns

1.0 ns

15.0 ns

10 pF

s Configuration options:

— Class code, revision ID.

— Latency timer.

— Cache line size.

— Subsystem ID.

— Subsystem vendor ID.

— Maximum latency, minimum grant.

— Interrupt line.

— Hot Plug/Hot Swap capability.

s Generates interrupts on intan as directed by the

FPGA.

s PCI I/O output drivers can be programmed for fast or

slew-limited operation.

s Automatically detects 5 V or 3.3 V PCI bus signaling

environment and provides appropriate I/O signaling,

under 3.3 V commercial conditions.

s Ideally suited for such applications as:

— PCI-based graphics/video/multimedia.

— Bridges to ISA/EISA/MCA, LAN, SCSI, Ethernet,

ATM, or other bus architectures.

— High-bandwidth data transfer in proprietary sys-

tems.

FPSC Highlights

s Implemented as an embedded core into the

advanced Series 3+ ORCA FPSC architecture.

s Allows the user to integrate the core with up to 120K

gates of programmable logic, all in one device, and

provides up to 259 user I/O pins in addition to the

PCI interface pins.

s FPGA portion retains all of the features of the ORCA

3 FPGA architecture:

— High-performance, cost-effective, 0.25 µm

5-level metal technology.

— Twin-quad programmable function unit (PFU)

architecture with eight 16-bit look-up tables

(LUTs) per PFU, organized in two nibbles for use

in nibble- or byte-wide functions. Allows for mixed

arithmetic and logic functions in a single PFU.

Lucent Technologies Inc.

5

Lucent Technologies Inc.

Share Link: