MC33304P 데이터 시트보기 (PDF) - Motorola => Freescale

부품명

상세내역

제조사

MC33304P

Low Voltage Rail-to-Rail SLEEPMODE Operational Amplifier

Motorola => Freescale 

MC33304

AC ELECTRICAL CHARACTERISTICS (continued) (VCC = +6.0 V, VEE = –6.0 V, RL = 600 Ω, TA = 25°C, unless otherwise noted.)

Characteristic

Symbol

Min

Typ

Max

Unit

Power Bandwidth (VO = 4.0 Vpp, RL = 2.0 kΩ, THD ≤ 1.0%)

Awakemode

BWp

kHz

–

28

–

Distortion (VO = 2.0 Vpp, AV = +1.0)

Awakemode (f = 10 kHz)

Sleepmode (f = 1.0 kHz, RL = Infinite)

Open Loop Output Impedance

(VO = 0 V, f = 2.0 MHz, AV = +10, IQ = 10 µA)

Awakemode

Sleepmode

THD

|ZO|

%

–

0.009

–

–

0.007

–

Ω

–

100

–

–

1000

–

Differential Input Impedance (VCM = 0 V)

Awakemode

Sleepmode

RIN

kΩ

–

200

–

–

1300

–

Differential Input Capacitance (VCM = 0 V)

Awakemode

Sleepmode

CIN

pF

–

8.0

–

–

0.4

–

Equivalent Input Noise Voltage (RS = 100 Ω, f = 1.0 kHz)

Awakemode

Sleepmode

en

nVńǸHz

–

15

–

–

60

–

Equivalent Input Noise Current (f = 1.0 kHz)

Awakemode

Sleepmode

in

pAńǸHz

–

0.22

–

–

0.20

–

NOTES: 1. The differential input voltage of each amplifier is limited by two internal diodes. The diodes are connected across the inputs in parallel and opposite to

each other. For more differential input voltage range, use current limiting resistors in series with the input pins.

2. The common–mode input voltage range of each amplifier is limited by diodes connected from the inputs to both power supply rails. Therefore, the

voltage on either input must not exceed supply rail by more than ±500 mV.

3. Simultaneous short circuits of two or more amplifiers to the positive or negative rail can exceed the power dissipation ratings and cause eventual

failure of the device.

4. Rail–to–rail performance is achieved at the input of the amplifier by using parallel NPN–PNP differential stages. When the inputs are near the

negative rail (VEE < VCM < 800 mV), the PNP stage is on. When the inputs are above 800 mV (i.e. 800 mV < VCM < VCC), the NPN stage is on.

This switching of the input pairs will cause a reversal of input bias current. Slight changes in the input offset voltage will be noted between the NPN

and PNP pairs. Cross–coupling techniques have been used to keep this change to a minimum.

5. Power dissipation must be considered to ensure maximum junction (TJ) is not exceeded. (See Figure 2)

6. When connected as a voltage follower and used in transient conditions, a current limiting resistor may be needed between the output and the

inverting input. This is because of the back to back diodes clamped across the inputs. The value of this resistor should be between 1.0 kΩ and

10 kΩ. If the amplifier does not become slew rate limited and is processing low frequency waveforms, then no resistor would be necessary.

(The output could be tied directly to the negative input.)

4

MOTOROLA ANALOG IC DEVICE DATA

Share Link: