DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PM5352-BI 데이터 시트보기 (PDF) - PMC-Sierra

부품명
상세내역
제조사
PM5352-BI Datasheet PDF : 77 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
DATA SHEET
PMC-1990421
ISSUE 2
PM5352 S/UNI STAR
SATURN USER NETWORK INTERFACE 155 (STAR)
Provides HCS generation/insertion, and ATM cell payload scrambling.
Counts number of transmitted and idle cells.
Provides a synchronous 8-bit wide, four cell FIFO buffer.
1.7 The Transmit POS Processor
Generic design that supports any packet based link layer protocol, like
PPP, HDLC and Frame Relay.
Performs self synchronous POS data scrambling (X43 + 1 polynomial).
Encapsulates packets within a POS frame.
Performs flag sequence insertion.
Performs byte stuffing for transparency processing.
Performs frame check sequence generation. The POS processor
supports the generation of both CRC-CCITT and CRC-32 frame check
sequences.
Aborts packets under the direction of the host or when the FIFO
underflows.
Provides a synchronous 256 byte FIFO buffer accessed through
the16-bit data bus on the POS-PHY System Interface.
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE 5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]