DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

W40S11-02 데이터 시트보기 (PDF) - Cypress Semiconductor

부품명
상세내역
제조사
W40S11-02
Cypress
Cypress Semiconductor Cypress
W40S11-02 Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
W40S11-02
Pin Definitions
Pin Name
SDRAM0:9
BUF_IN
SDATA
Pin
No.
2, 3, 6, 7,
22, 23, 26,
27, 11, 18
9
14
SCLOCK
15
VDD
GND
OE
1, 5, 10, 13,
19, 24, 28
4, 8, 12, 16,
17, 21, 25
20
Pin
Type
O
I
I/O
I
P
G
I
Pin Description
SDRAM Outputs: Provides buffered copy of BUF_IN. The propagation delay from a
rising input edge to a rising output edge is 1 to 5 ns. All outputs are skew controlled
to within ± 250 ps of each other.
Clock Input: This clock input has an input threshold voltage of 1.5V (typ).
I2C Data Input: Data should be presented to this input as described in the I2C section
of this data sheet. Internal 250-kpull-up resistor.
I2C Clock Input: The I2C Data clock should be presented to this input as described
in the I2C section of this data sheet. Internal 250-kpull-up resistor.
Power Connection: Power supply for core logic and output buffers. Connected to
3.3V supply.
Ground Connection: Connect all ground pins to the common system ground plane.
Output Enable: Internal 250-kpull-up resistor. Three-states outputs when LOW.
2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]