CDP68HC68S1 데이터 시트보기 (PDF) - Intersil
부품명
상세내역
제조사
CDP68HC68S1 Datasheet PDF : 14 Pages
| |||
CDP68HC68S1
ther reaching the bus. This will happen, as stated in the “Pri-
oritization” section, when a micro with a higher priority
address/ID byte attempts “simultaneous” transmission (actu-
ally, i.e. within a time window of 1/4 bit time).That micro, with
a higher priority ID byte, is obviously sending a 0-bit and its
reflected byte matches the byte it is sending. Not detecting a
collision, it continues to transmit its message, while the lower
priority MCU is cut off from transmitting on the bus. The
lower priority micro will be inhibited from transmitting on the
bus until the message presently on the bus has ended
(EOM = “End of Message” condition).
End of Message Condition
After transmitting the last byte of a message, the transmitting
MCU must generate an End of Message (EOM) condition.
An EOM condition is defined as a 10-bit length idle condi-
tion, i.e., the bus must remain idle (logic1) for a period of 10-
bit times (1280 internal clock periods). This can be done by
merely creating a 10-bit delay in MCU software.
Start Bit Arbitration Detection
Arbitration, as discussed above, is only necessary when two
or more micros attempt to transmit within 1/4 bit time (32
internal clock periods) of each other. Otherwise, once a
micro begins a transmission on the differential data bus, all
other SBl chips sense the start bit and inhibit their microcom-
puters from transmitting (again, after a 32 clock period arbi-
tration window delay). Once the arbitration detector circuit
has blocked an MCU’s transmission, access to the bus will
be blocked until an End of Message condition.
Start of Message Delay
In order to properly synchronize various MCU’s (which may
be using different modes of operation) for impartial arbitra-
tion, each node must delay 2-bit times (256 internal clock
periods) after detecting the IDLE signal drop low before
transmitting, i.e., before the start bit of the next message
reaches the bus. When using the SPI or Buffered SPl
modes, this delay is automatically designed into the SBl
chip. However, when using the SCl mode, the MCU must
support this required delay. Fortunately, 68HC05 microcom-
puters using the SCI port will inherently experience a delay
between the time that the SCl data register is loaded and the
time that the start bit actually appears on the SCl port trans-
mit pin (TxD). At a baud rate of 7812.5 bps this delay can be
as long as 256 SBl chip internal clock periods. If this is so,
then the user MCU does not have to worry about providing
this delay.
ID BYTE FOR A MESSAGE
USER #1
XMIT #1
REC#1
START
BIT 0
0
123
0 01
USER#2
XMIT #2
REC #2
USER #3
XMIT #3
REC #3
DIFFERENTIAL
BUS
ALL CONTROL
PINS
0 001
0 010
(2)
0 001
0 100
(3)
0 001
0 001
(6)
4 56
01 0
01 0
00 1
01 0
00 0
01 0
(5)
01 0
STOP
7 BIT
0
0
0
0
0
0
0
(7)
ID BYTE FOR A DIFFERENT MESSAGE
START
STOP
BIT 0 1 2 3 4 5 6 7 BIT
(1)
0 010 00 1 0
0 010 00 1 0
0 010 00 1 0
0 100 00 1 0
(4)
0 010 00 1 0
(6)
(7)
ALL IDLE
PINS
10 IDLE BITS
10 IDLE BITS
NOTES:
1. USER #1 is note transmitting + marking.
2. Point at which USER #2 loses bus arbitration.
3. Point at which USER #3 loses bus arbitration.
4. Point at which USER #3 loses bus arbitration.
5. This ‘1’ bit is not overridden by the ‘0’ bits from users 2 and 3 because both users 2 and 3 have previ-
ously been blocked from bus access due to data collisions.
6. The control pin on the transmitting node goes low earlier in both SPI modes (it is pulled low by micro).
7. The control pin remains low until the end of the last data bit of the 2 byte set when using the buffered
SPI mode, but goes high at the middle of the last data bit in other modes.
FIGURE 6. EXAMPLE OF THE SCI CHIP OPERATING DURING BUS ARBITRATION
6-91
Share Link: 