GS840F18AGT-10 데이터 시트보기 (PDF) - Giga Semiconductor
부품명
상세내역
제조사
GS840F18AGT-10 Datasheet PDF : 21 Pages
| |||
GS840F18/32/36AT-7.5/8/8.5/10/12
Simplified State Diagram with G
X
Deselect
W
R
W
R
X
First Write R
CW
CR
W
First Read X
CW
CR
W
X
R
Burst Write
CR
CW
R
W
Burst Read X
CW
CR
Notes:
1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of G.
2. Use of “Dummy Reads” (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing
through a Deselect cycle. Dummy Read cycles increment the address counter just like normal Read cycles.
3. Transitions shown in grey tone assume G has been pulsed high long enough to turn the RAM’s drivers off and for incoming data to meet
Data Input Set Up Time.
Rev: 1.09 10/2004
10/21
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 1999, GSI Technology
Share Link: 