DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M38200E2-XXXFS 데이터 시트보기 (PDF) - Renesas Electronics

부품명
상세내역
제조사
M38200E2-XXXFS Datasheet PDF : 67 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
FUNCTIONAL DESCRIPTION
Central Processing Unit (CPU)
The 3820 group uses the standard 740 family instruction set. Re-
fer to the table of 740 family addressing modes and machine in-
structions or the SERIES 740 <Software> User’s Manual for de-
tails on the instruction set.
Machine-resident 740 family instructions are as follows:
The FST and SLW instruction cannot be used.
The STP, WIT, MUL, and DIV instruction can be used.
CPU Mode Register
The CPU mode register is allocated at address 003B16.
The CPU mode register contains the stack page selection bit and
the internal system clock selection bit.
7
0
CPU mode register
(CPUM (CM) : address 003B16)
Processor mode bits
b1 b0
0 0 : Single-chip mode
0 1:
1 0 : Not available
1 1:
Stack page selection bit
0 : 0 RAM in the zero page is used as stack area
1 : 1 RAM in page 1 is used as stack area
Not used (returns “1” when read)
(Do not write “0” to this bit)
Port XC switch bit
0 : I/O port
1 : XCIN, XCOUT
Main clock ( X IN–XOUT) stop bit
0 : Oscillating
1 : Stopped
Main clock division ratio selection bit
0 : f(XIN)/2 (high-speed mode)
1 : f(XIN)/8 (middle-speed mode)
Internal system clock selection bit
0 : XIN-XOUT selected (middle-/high-speed mode)
1 : XCIN-XCOUT selected (low-speed mode)
Fig. 1 Structure of CPU mode register
MITSUBISHI MICROCOMPUTERS
3820 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]