WM2148 데이터 시트보기 (PDF) - Wolfson Microelectronics plc
부품명
상세내역
제조사
WM2148 Datasheet PDF : 14 Pages
| |||
WM2148
Production Data
Digital Outputs
Output LOW level
VOL
IOUT = -50µA
Output HIGH level
VOH
IOUT = +50µA
2.6
High Impedance Output Current
IOZ
TERMINOLOGY
0.4
V
V
±10
µA
1. DNL is the variation in the analogue step size associated with one digital output code across the input range,
normalised to full scale.
2. INL is the maximum deviation of the analogue input voltage associated with a digital code from its ideal value,
normalised to full scale. Using the ‘best fit’ method, ideal values are taken from a straight line fitted to the ADC curve.
The INL figure thus obtained therefore characterises linearity only and is not affected by gain and offset errors.
3. SNR is the ratio in dB of signal to noise amplitude when a full-scale sine wave is applied to the input.
4. THD is the ratio in dB of the sum of all harmonics to signal amplitude when a full scale sine wave is applied to the
input.
5. SFDR is the amplitude ratio the output signal to the largest spur (artifact) produced by the device.
S1
S5
S0
ANALOGUE
INPUT
S4
S2
S3
S9
S6
S8
S7
S10
S13
S14
S11 S12
S15
S16
CLK
01
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Latency
td
OUTPUT DATA
S0 S1 S2 S3 S4 S5 S6
Figure 1 Latency
PARAMETER
Clock Timing
Clock Frequency
Output Delay Time
Latency
SYMBOL TEST CONDITIONS
MIN
fCLK
CS = Low
0.1
td
CS = Low
CS = Low
TYP
MAX
UNIT
8
8
MHz
25
ns
9.5
cycles
CSB
OEB
D[0:13]
A[0:1] X
tsu(OE-ACS)
ten
DATA
ADDRESS
th(CS)
tdis
th(A)
X
Figure 2 Read Timing
WOLFSON MICROELECTRONICS LTD
PD Rev 1.1 February 2001
6
Share Link: 