RF137 데이터 시트보기 (PDF) - Conexant Systems
부품명
상세내역
제조사
RF137 Datasheet PDF : 15 Pages
| |||
RF137
Transceiver
Table 3. RF137 Electrical Specifications (3 of 4)
(TA = 25 °C, Vcc = 3.0 V, except where specified)
Parameter
Symbol
Test Condition
Min Typical Max Units
Synthesizer
Input frequency (low freq. mode), VHF PLL
fINL(IF)
150
260
MHz
Input frequency (high freq. mode), VHF PLL
fINH(IF)
250
450
MHz
Input frequency (low freq. mode), UHF PLL
fINL(RF)
500
1200
MHz
Input frequency (high freq. mode), UHF PLL
fINH(RF)
500
2000
MHz
Reference frequency
fREF
1
40
MHz
Reference input sensitivity
RIN
500
mVpp
Phase detector frequency
fPD
10
10000
kHz
Phase detector output impedance
ZO
Prescaler input sensitivity
PIN
10
MΩ
100
mVpp
Prescaler input impedance
PLL contribution to phase jitter (N=11670)
ZIN
ΦNMAIN
@ 1 GHz
UHF only;
Fcomparison = 100 kHz,
10 kHz loop BW;
integrated from 200 to
270,000 Hz
100
Ω
1.5
Degrees
RMS
Main divider phase jitter
ΦDIV
0.5
ps
PLL contribution to phase jitter (N=1680)
ΦNAUX
VHF only; Fcomparison =
300 kHz, 10 kHz loop BW;
0.75
Degrees
RMS
integrated from 200 to
270,000 Hz
UHF charge pump current, step 0
UHF charge pump current, step 1
UHF charge pump current, step 2
UHF charge pump current, step 3
VHF charge pump current, step 0
VHF charge pump current, step 1
VHF charge pump current, step 2
VHF charge pump current, step 3
Charge pump current relative step size
(current change from any one step to next step in sequence)
IDOR,0
IDOR,1
IDOR,2
IDOR,3
IDOI,0
IDOI,1
IDOI,2
IDOI,3
IDOS
t=25°C
t=25°C
t=25°C
t=25°C
t=25°C
t=25°C
t=25°C
t=25°C
0.6
0.8
1.0
mA
0.9
1.2
1.5
mA
1.35
1.8
2.25
mA
2.02
2.7
3.38
mA
0.4
0.5
0.67
mA
0.6
0.8
1.0
mA
0.9
1.2
1.5
mA
1.35
1.8
2.25
mA
40
50
60
%
Charge pump leakage current
IDOO
–5
5
nA
Charge pump output voltage compliance
VDO
0.5
Vcc–0.5
V
Lock detect time constant
Lock detect phase error threshold
ILOCK
Three-Wire Control (refer to Figure 4)
500
µs
45
degrees
Data to clock setup time
tCS
50
ns
Data to clock hold time
tCH
10
ns
Clock pulse width high
tCWH
50
ns
Clock pulse width low
tCWL
50
ns
Clock to load enable setup time
tES
50
ns
Load enable pulse width
tEW
50
ns
Load enable transition to clock start time
tls
50
ns
6
October 11, 2000
Conexant - Proprietary
Data Subject to Change
100777C
Share Link: 