ISP1581 데이터 시트보기 (PDF) - Philips Electronics
부품명
상세내역
제조사
ISP1581 Datasheet PDF : 80 Pages
| |||
Philips Semiconductors
ISP1581
USB 2.0 HS interface device
Table 2: Pin description for LQFP64 …continued
Symbol[1]
Pin Type[2] Description
DIOR
14 I/O
DMA read strobe (programmable polarity); direction
depends on bit MASTER in the DMA Hardware register
(DMA slave: input, DMA master: output); see Table 35 and
Table 36
bidirectional pad; push pull output; 5 ns slew rate control;
TTL; 5 V tolerant.
DIOW
15 I/O
DMA write strobe (programmable polarity); direction
depends on bit MASTER in the DMA Hardware register
(DMA slave: input, DMA master: output); see Table 35 and
Table 36
bidirectional pad; push pull output; 5 ns slew rate control;
TTL; 5 V tolerant.
INTRQ
16 I
interrupt request input from ATA/ATAPI peripheral; input
pad; TTL with hysteresis; 5 V tolerant.
CS1[5]
17 O
chip select output for ATA/ATAPI device; CMOS output;
5 ns slew rate control; see Table 33 and Table 34
CS0[5]
18 O
chip select output for ATA/ATAPI device; CMOS output;
5 ns slew rate control; see Table 33 and Table 34
BUS_CONF/ 19 I/O
DA0[5]
during power-up: input to select the bus configuration
0 — Split Bus mode; multiplexed 8-bit address/data bus on
AD[7:0], separate DMA data bus on DATA[15:0][4]
1 — Generic Processor mode; separate 8-bit address on
AD[7:0], 16-bit processor data bus on DATA[15:0]. DMA is
multiplexed on the processor bus as DATA[15:0].
normal operation: address output to select the task file
register of an ATA/ATAPI device.
bidirectional pad; push pull output; 5 ns slew rate control;
TTL; 5 V tolerant; see Table 33 and Table 34
MODE0
DA1[5]
20 I/O
during power-up: input to select the read/write strobe
functionality in generic processor mode
DA2[5]
21 O
0 — Motorola style: pin 26 is R/W and pin 27 is DS
1 — 8051 style: pin 26 is RD and pin 27 is WR
normal operation: address output to select the task file
register of an ATA/ATAPI device
bidirectional pad; push pull output; 5 ns slew rate control;
TTL; 5 V tolerant; see Table 33 and Table 34
address output to select the task file register of an
ATA/ATAPI device; CMOS output; 5 ns slew rate control;
see Table 33 and Table 34
9397 750 09665
Product data
Rev. 04 — 18 July 2002
© Koninklijke Philips Electronics N.V. 2002. All rights reserved.
6 of 80
Share Link: 