DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UT1553B/BCRTMP-WPA 데이터 시트보기 (PDF) - Aeroflex UTMC

부품명
상세내역
제조사
UT1553B/BCRTMP-WPA Datasheet PDF : 78 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
2.0 PIN IDENTIFICATION AND DESCRIPTION
BIPHASE OUT
BIPHASE IN
TERMINAL
ADDRESS**
STATUS
SIGNALS
CONTROL
SIGNALS
LEGALIZATION
SIGNALS
LEGALIZATION
BUS*
TAZ
TAO
TBZ
TBO
RAZ
RAO
RBZ
RBO
RTA0
RTA1
RTA2
RTA3
RTA4
RTPTY
STDINTL
STDINTP
HPINT
TIMRONA
TIMRONB
ACTIVE
COMSTR
SSYSF
BCRTF
CHA/B
TEST
RD
WR
CS
AEN
BCRTSEL
LOCK
EXTOVR
MRST
MEMCSO
MEMCSI
RRD
RWR
BRDCAST
MC
LGLEN
LGLCMD
ERR
DOMC
LGL0
LGL1
LGL2
LGL3
LGL4
LGL5
LGL6
LGL7
LGL8
LGL9
LGL10
53 (L13)
52 (M14)
57 (K13)
56 (M15)
51 (N14)
50 (P14)
55 (L14)
54 (N15)
44 (P12)
45 (N11)
46 (P13)
47 (R14)
48 (N12)
49 (N13)
82 (C13) +
83 (B14)
84 (B13) +
85 (B12)
86 (C11)
81 (D13)
90 (C10)
128 (G1)
129 (H2)
89 (A12)
59 (J14)***
62 (J15)
63 (H14)
61 (K15)
60 (J13)
87 (A13) **
15 (M3) **
88 (B11) **
7 (K3)
69 (G15)
64
70
(H15)
(F15)
**
71 (G14)
122 (D1)
123 (F3)
127 (F1)
124 (F2)
125 (G2)
126 (G3)
111 (C5)
112 (B3)
113 (A2)
114 (C4)
115 (C3)
116 (B2)
117 (C2)
118 (D2)
119 (E3)
120 (C1)
121 (E2)
DMA
SIGNALS
FORCED BUSY
SIGNALS
DMAR
DMAG
DMAGO
DMACK
BURST
TSCTL
FBUSY
BUSYACK
72 (F14) +
73 (F13)
78 (E13)
75 (D15) +
77 (D14)
76 (C15)
79 (C14)
80 (B15)
(N6) 24
(P6) 25
(P7) 26
(N7) 27
(R6) 28
(R7) 29
(P8) 30
(R8) 31
(R9) 36
(R10) 37
(P9) 38
(P10) 39
(N10) 40
(R11) 41
(R12) 42
(R13) 43
(B10) 91
(B9) 92
(C9) 93
(A10) 94
(A9) 95
(B8) 96
(A8) 97
(A7) 102
(A6) 103
(B7) 104
(B6) 105
(C6) 106
(A5) 107
(A4) 108
(A3) 109
(B4) 110
(R4)23
(P5)22
(R3)21
(N5)20
(P4)19
(P3)18
(P2)17
(N3)16
(P1)14
(N2)13
(L3)12
(M2)11
(N1)10
(M1)9
(L1)8
(K14)58
(E15)74
(J1)3
(H3)132
(N9)34
(G13)67
(C7)100
(J3)1
(N8)33
(H13)66
(C8)99
(K2)6
(J2)5
(K1)4
A0 ++
A1 ++
A2 ++
A3 ++
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
MD7
MD6
MD5
MD4
MD3
MD2
MD1
MD0
MDO6
MDO5
MDO4
MDO3
MDO2
MDO1
MDO0
MCLK
MCLKD2
CLK
VDD
VDD
VDD
VDD
VSS
VSS
VSS
VSS
WRAPEN
WRAPF
ALTWRAP
ADDRESS
LINES +
DATA
LINES ++
MODE
SELECT
INPUTS**
MODE
OUTPUTS*
CLOCK
SIGNALS
POWER
GROUND
WRAP-AROUND
TEST SIGNALS
* Pin at high impedance when MRST is low.
** Pin internally pulled up.
+ Pin at high impedance when not asserted.
++ Bidirectional pin.
*** Formerly MEMWIN.
( ) Pingrid array pin identification in parentheses.
Flatpack pin numbers not in parentheses.
Figure 2. BCRTMP Functional Pin Description
BCRTMP-5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]