ADCMP603 데이터 시트보기 (PDF) - Analog Devices

부품명

상세내역

제조사

ADCMP603

Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator

Analog Devices 

Data Sheet

ADCMP603

TIMING INFORMATION

Figure 2 illustrates the ADCMP603 latch timing relationships. Table 2 provides definitions of the terms shown in Figure 2.

LATCH ENABLE

tS

tPL

tH

1.1V

DIFFERENTIAL

VIN

INPUT VOLTAGE

VOD

VN ± VOS

Q OUTPUT

Q OUTPUT

Table 2. Timing Descriptions

Symbol Timing

tPDH

Input to output high delay

tPDL

Input to output low delay

tPLOH

Latch enable to output high delay

tPLOL

Latch enable to output low delay

tH

Minimum hold time

tPL

Minimum latch enable pulse width

tS

Minimum setup time

tR

Output rise time

tF

Output fall time

VOD

Voltage overdrive

tPDL

tPLOH

50%

tPDH

tF

50%

tR

Figure 2. System Timing Diagram

tPLOL

Description

Propagation delay measured from the time the input signal crosses the reference (± the

input offset voltage) to the 50% point of an output low-to-high transition.

Propagation delay measured from the time the input signal crosses the reference (± the

input offset voltage) to the 50% point of an output high-to-low transition.

Propagation delay measured from the 50% point of the latch enable signal low-to-high

transition to the 50% point of an output low-to-high transition.

Propagation delay measured from the 50% point of the latch enable signal low-to-high

transition to the 50% point of an output high-to-low transition.

Minimum time after the negative transition of the latch enable signal that the input signal

must remain unchanged to be acquired and held at the outputs.

Minimum time that the latch enable signal must be high to acquire an input signal change.

Minimum time before the negative transition of the latch enable signal occurs that an

input signal change must be present to be acquired and held at the outputs.

Amount of time required to transition from a low to a high output as measured at the 20%

and 80% points.

Amount of time required to transition from a high to a low output as measured at the 20%

and 80% points.

Difference between the input voltages VA and VB.

Rev. A | Page 5 of 16

Share Link: