DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ML6428CS2 데이터 시트보기 (PDF) - Unspecified

부품명
상세내역
제조사
ML6428CS2 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
DATA SHEET
ML6428
Electrical Table Unless otherwise specified, VCC = 5V ±10%, All inputs AC coupled with 100nF, ML6428-1
outputs must be AC coupled, ML6428-2 outputs must be DC coupled. TA = Operating Temperature Range1
Symbol
Parameter
Conditions
Min. Typ. Max. Units
ICC
AV
tCLAMP
f1dB
fC
0.8fC
Supply Current
Low Frequency Gain (All Channels)
C DC Output Level (During Sync)
Y Sync Output Level ML6428-1
ML6428-2
Y+C Sync Output
Level
ML6428-1
ML6428-2
Clamp Response Time (Y Channel)
-1dB Bandwidth (Flatness)
(All Channels)
-3dB Bandwidth (Flatness)
(All Channels)
0.8 x fC Attenuation (Y, C)
No Load (VCC = 5.0V)
VIN = 100mVP-P at 300KHz
Sync Present on Y
Sync Present on Y
Sync Present on Y
Sync Present on Y
Sync Present on Y
Settled to Within 10mV
52 80
5.34 6.0 6.65
1.7 1.9 2.3
0.7 0.9 1.3
0.35 0.54 0.95
0.7 0.92 1.3
0.35 0.48 0.95
2
4.0 4.8
6.7
1.5
mA
dB
V
V
V
V
V
ms
MHz
MHz
dB
fSB
Vi
NOISE
OS
ISC
CL
Stopband Rejection (All Channels)
Input Signal Dynamic Range
Output Noise (All Channels)
Peak Overshoot (All Channels)
Output Short Circuit Current
(All Channels)
Output Shunt Capacitance
(All Channels)
fIN = 27MHz to 100MHz worst
case
–42 –38 dB
AC Coupled ML6428-1, -2 1.0 1.4
VP-P
25Hz to 50MHz
2.3
mVRMS
2VP-P Output Pulse (loaded)
4.3
%
VOUT C, Y, or CV (Note 2)
100
mA
All Outputs
35
pF
dG
Differential Gain (All Channels)
All Outputs
0.4
%
dΦ
Differential Phase (All Channels)
All Outputs
0.4
°
THD
Output Distortion (All Channels)
VOUT = 1.8VP-P,
0.7
%
Y/C Out at 3.58MHz/4.43MHz
XTALK Crosstalk
From C Input of 0.5VP-P at
3.58MHz/4.43MHz, to Y
Output
–55
dB
From Y Input of 0.4VP-P at
3.58MHz, to C Output
–58
dB
PSRR PSRR (All Channels)
0.5VP-P (100kHz) at VCC
–49
dB
tpd
Group Delay (All Channels)
100kHz
60
ns
tpd
Group Delay Deviation from
to 3.58MHz (NTSC)
4
ns
Flatness
(All Channels)
to 4.43MHz (PAL) without
7
ns
peaking (see Figures 7 to 11)
to 10MHz
12
ns
tSKEW Skew Between Y & C Outputs
1
ns
Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst case test conditions.
2: Sustained short circuit protection limited to 10 seconds.
REV. 1B April 2003
3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]