DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

FS612510-01 데이터 시트보기 (PDF) - AMI Semiconductor

부품명
상세내역
제조사
FS612510-01
AMI
AMI Semiconductor AMI
FS612510-01 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
AMERICAN MICROSYSTEMS, INC.
FS612510-01/-02
1:10 Zero-Delay Clock Buffer IC
November 2000
1.0 Features
Generates one bank of ten clock outputs (1Y0 to
1Y9) from one reference clock input (CLK)
Designed to meet the PLL Component Specifications
as noted in the PC133 SDRAM Registered DIMM
Design Specification
External feedback input (FBIN) to synchronize all
clock outputs to the reference input
Operating frequency 25MHz to 140MHz
Tight tracking skew (spread-spectrum tolerant)
On-chip 25series damping resistors for driving
point-to-point loads
Output enable (G) enables or disables low all clock
outputs
Available with an auto power-down option that turns
off the PLL and forces all outputs low when the refer-
ence clock stops (FS612510-02)
Packaged in a 24-pin TSSOP
Figure 1: Block Diagram
G
AVDD
FBIN
CLK
AGND
PLL
FS612510
VDD
1Y0
1Y1
1Y2
1Y3
1Y4
1Y5
1Y6
1Y7
1Y8
1Y9
FBOUT
GND
2.0 Description
The FS612510 is a low skew, low jitter CMOS zero-delay
phase-lock loop (PLL) clock buffer IC designed for high-
speed motherboard applications, such as those using
133MHz SDRAM.
Ten buffered clock outputs are derived from an onboard
open-loop PLL. The PLL aligns the frequency and phase
of all output clocks to the reference input clock CLK, in-
cluding an FBOUT clock that feeds back to FBIN to close
the loop. Multiple power and ground supplies help reduce
the effects of noise on device performance.
All ten outputs 1Y0 to 1Y9 are enabled and disabled low
by the active-high G signal. The PLL can be bypassed for
test purposes by pulling AVDD to ground.
Figure 2: Pin Configuration
AGND 1
VDD 2
1Y0 3
1Y1 4
1Y2 5
GND 6
GND 7
1Y3 8
1Y4 9
VDD 10
G 11
FBOUT 12
24 CLK
23 AVDD
22 VDD
21 1Y9
20 1Y8
19 GND
18 GND
17 1Y7
16 1Y6
15 1Y5
14 VDD
13 FBIN
Table 1: Function Table
PLL
AVDD
H
H
H
H
L
L
L
L
INPUT
G
L
L
H
H
L
L
H
H
CLK
L
H
L
H
L
H
L
H
OUTPUT
1Y0-1Y9
FBOUT
L
L
L
H
L
L
H
H
L
L
L
H
L
L
H
H
This document contains information on a new product. Specifications and information herein are subject to change without notice.
ISO9001
QS9000
11.29.00

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]