74ACTQ16373MTDX 데이터 시트보기 (PDF) - Fairchild Semiconductor

부품명

상세내역

제조사

74ACTQ16373MTDX

16-Bit Transparent Latch with 3-STATE Outputs

Fairchild Semiconductor 

AC Electrical Characteristics

Symbol

Parameter

tPLH

Propagation Delay

tPHL

Dn to On

tPLH

Propagation Delay

tPHL

LE to On

tPZH

Output Enable

tPZL

Delay

tPHZ

Output Disable

tPLZ

Delay

Note 8: Voltage Range 5.0 is 5.0V r 0.5V.

VCC

(V)

(Note 8)

5.0

5.0

5.0

5.0

TA 25qC

CL 50 pF

Min

Typ

Max

3.1

5.3

7.9

2.6

4.6

7.3

3.1

5.4

7.9

2.8

4.9

7.3

2.5

4.7

7.4

2.7

4.8

7.5

2.1

5.1

7.9

2.0

4.5

7.4

TA 40qC to 85qC

CL 50 pF

Min

Max

3.1

8.4

2.6

7.8

3.2

8.4

2.8

7.8

2.5

7.9

2.7

8.0

2.1

8.2

2.0

7.9

Units

ns

ns

ns

ns

Extended AC Electrical Characteristics

TA 40qC to 85qC

TA 40qC to 85qC

VCC

CL 50 pF

CL 250 pF

Symbol

Parameter

(V)

16 Outputs Switching

(Note 11)

Units

(Note 9)

(Note 10)

Min

Max

Min

Max

tPLH

tPHL

tPLH

tPHL

tPZH

tPZL

tPHZ

tPLZ

tOSHL

(Note 14)

Propagation Delay

Data to Output

Propagation Delay

Latch Enable to Output

Output Enable

Time

Output Disable

Time

Pin-to-Pin Skew

HL Data to Output

4.7

12.7

6.6

15.7

5.0V

ns

4.6

10.6

6.4

14.5

4.6

13.3

6.3

15.3

5.0V

ns

4.1

10.4

5.8

13.6

3.5

10.4

5.0V

(Note 12)

ns

3.6

10.9

3.4

8.5

5.0V

(Note 13)

ns

3.1

8.1

5.0V

1.3

ns

tOSLH

Pin-to-Pin Skew

5.0V

2.1

ns

(Note 14)

LH Data to Output

tOST

Pin-to-Pin Skew

5.0V

4.0

ns

(Note 14)

LH/HL Data to Output

Note 9: Voltage Range 5.0 is 5.0V r 0.5V.

Note 10: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase

(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 11: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load

capacitors in the standard AC load. This specification pertains to single output switching only.

Note 12: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 13: The Output Disable Time is dominated by the RC Network (500:, 250 pF) on the output and has been excluded from the datasheet.

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device.

The specification applies to any outputs switching HIGH-to-LOW (tOSHL), LOW-to-HIGH (tOSLH), or any combination switching LOW-to-HIGH and/or HIGH-

to-LOW (tOST).

www.fairchildsemi.com

4

Share Link: