7805ALPRPFI 데이터 시트보기 (PDF) - MAXWELL TECHNOLOGIES
부품명
상세내역
제조사
7805ALPRPFI Datasheet PDF : 18 Pages
| |||
16-Bit Latchup Protected ADC
7805ALP
TABLE 15. 7805ALP CONVERSION TIMING1
(VS = 5V, TA = -40 TO +85°C UNLESS OTHERWISE SPECIFIED)
DESCRIPTION
SYMBOL SUBGROUPS
MIN
TYP
MAX
UNIT
BUSY delay after data valid
Previous data valid delay after R/C low
R/C to CS setup time
Time between conversions
Bus access time
t10
9, 10, 11
50
200
--
ns
t11
9, 10, 11
--
7.4
--
µs
t12
9, 10, 11
10
--
--
ns
t13
9, 10, 11
10
--
--
µs
t14
9, 10, 11
10
--
83
ns
1. Tested by application of signal.
TABLE 16. 7805ALP CONTROL LINE FUNCTION FOR READ AND CONVERT
CS
R/C
BUSY OPERATION
1
X
X
None. Databus is in Hi-Z state.
"
0
1
Initiates conversion "n". Databus remains in Hi-Z state.
0
"
1
Initiates conversion "n". Databus enters Hi-Z state.
0
1
"
1
"
1
Conversion "n" completed. Valid data from conversion "n" on the databus.
1
Enables databus with valid data from conversion "n".
0
Enables databus with valid data from conversion "n-1". Conversion "n" in progress.
0
0
Enables databus with valid data from conversion "n-1". Conversion "n" in
progress."
0
0
New conversion initiated without acquisition of a new signal. Data will be invalid.
CS and/or R/C must be HIGH when BUSY goes HIGH.
X
X
0
New convert commands ignored. Conversion "n" in progress.
01.10.05 Rev 9
All data sheets are subject to change without notice 7
©2005 Maxwell Technologies
All rights reserved.
Share Link: 