ATC35 데이터 시트보기 (PDF) - Atmel Corporation

부품명

상세내역

제조사

ATC35

Cell-based ASIC

Atmel Corporation 

Atmel Compiled

Megacell Library

Compiled ARAM

Megacells

The Atmel Compiled Megacell Library enables compilation of megacells for the func-

tions ARAM (Advanced Random Access Memory), Dual-Port RAM, FIFO (First In First

Out), ROM, and LROM (Large ROM) according to the user’s precise requirements.

The Atmel megacells can be instanced as often as required in designs and can be used

in parallel with cells from all other Atmel CBIC libraries. All the megacell representations

required for schematic entry, simulation, layout generation, place and route, and verifi-

cation are created automatically.

The Built-In Self-Test (BIST) option, in terms of a netlist of standard cells surrounding

the megacell, is supported for all megacells except the LROM (in this release).

FIFO and FIFO with BIST are available through the Cgenerate as netlists of standard

cells surrounding a Dual-Port RAM Megacell.

The Atmel ARAM compiler builds Clocked Embedded Self-timed Static RAMs from a set

of input parameters, for example, the number of words and the word width. The Atmel

ARAM generator is capable of creating many different sizes of RAM. In addition, for any

given size, many configurations are possible. The differences in these configurations

can be found in the aspect ratio and in performances.

The range of permitted ARAM megacell configurations is as follows:

Max number of bits 256K bits

Number of words

64, .. 32768 multiples of 32

Number of rows

32, .. 256

multiples of 16

Number of columns per bit 2, 4, 8

(words per row per block)

Number of blocks

1, 2, 4, 8, 16

Number of bits in a word:

if no. of blocks = 1 1, .. 128 increment of 1

if no. of blocks > 1 4, .. 32 if no. of columns per bit = 2

2, .. 16 if no. of columns per bit = 4

1, .. 8 if no. of columns per bit = 8

The following table lists all ARAM inputs and outputs and their pin capacitances.

Pin Name

ME

WE_

ADD<i>

DI<j>

DO<j>

VDD

GND

Comment

Clock (Trigger) Input

(Read)(Write not) Input

Address Input

Data Input

Data Output

Supply

Ground

Capacitance (pF)

0.014

0.086

0.084

0.019

2.50 (max load)

8 ATC35 Summary

1063CS–CBIC–01/03

Share Link: