CAT34WC02(2005) 데이터 시트보기 (PDF) - Catalyst Semiconductor => Onsemi
부품명
상세내역
제조사
CAT34WC02 Datasheet PDF : 10 Pages
| |||
CAT34WC02
FUNCTIONAL DESCRIPTION
all data transfers into or out of the device. This is an input
pin.
The CAT34WC02 supports the I2C Bus data transmis-
sion protocol. This Inter-Integrated Circuit Bus protocol SDA: Serial Data/Address
defines any device that sends data to the bus to be a The CAT34WC02 bidirectional serial data/address pin
transmitter and any device receiving data to be a re- is used to transfer data into and out of the device. The
ceiver. Data transfer is controlled by the Master device SDA pin is an open drain output and can be wire-ORed
which generates the serial clock and all START and with other open drain or open collector outputs.
STOP conditions for bus access. The CAT34WC02
operates as a Slave device. Both the Master and Slave
A0, A1, A2: Device Address Inputs
devices can operate as either transmitter or receiver, but
the Master device controls which mode is activated. A
maximum of 8 devices may be connected to the bus as
determined by the device address inputs A0, A1, and A2.
rt PIN DESCRIPTIONS
a SCL: Serial Clock
The CAT34WC02 serial clock input pin is used to clock
These inputs set device address when cascading mul-
tiple devices. A maximum of eight devices can be
cascaded when using the device.
WP: Write Protect
This input, when tied to GND, allows write operations to
the entire memory. For CAT34WC02 when this pin is
tied to VCC, the entire array of memory is write protected.
When left floating, memory is unprotected.
P Figure 1. Bus Timing tF
d SCL
tSU:STA
e SDA IN
tinu SDA OUT
tHIGH
tR
tLOW
tLOW
tHD:DAT
tHD:STA
tSU:DAT
tAA
tDH
tSU:STO
tBUF
5020 FHD F03
Figure 2. Write Cycle Timing
n SCL
Disco SDA
8TH BIT
BYTE n
ACK
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
5020 FHD F04
Figure 3. Start/Stop Timing
SDA
SCL
Doc. No. 1003, Rev. O
START BIT
STOP BIT
5020 FHD F05
4
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
Share Link: 