LX8585-00 데이터 시트보기 (PDF) - Microsemi Corporation

부품명

상세내역

제조사

LX8585-00

4.6A LOW DROPOUT POSITIVE REGULATORS

Microsemi Corporation 

PRODUCT DATABOOK 1996/1997

LX8585-xx/8585A-xx

4.6A LOW DROPOUT POSITIVE REGULATORS

PRODUCTION DATA SHEET

APPLICATION NOTES

OVERLOAD RECOVERY (continued)

If this limited current is not sufficient to develop the designed

voltage across the output resistor, the voltage will stabilize at some

lower value, and will never reach the designed value. Under these

circumstances, it may be necessary to cycle the input voltage down

to zero in order to make the regulator output voltage return to

regulation.

RIPPLE REJECTION

Ripple rejection can be improved by connecting a capacitor

between the ADJ pin and ground. The value of the capacitor should

be chosen so that the impedance of the capacitor is equal in

magnitude to the resistance of R1 at the ripple frequency. The

capacitor value can be determined by using this equation:

C = 1 / (6.28 * FR * R1)

where: C ≡ the value of the capacitor in Farads;

select an equal or larger standard value.

F ≡ the ripple frequency in Hz

R

R1 ≡ the value of resistor R1 in ohms

At a ripple frequency of 120Hz, with R1 = 100Ω:

C = 1 / (6.28 * 120Hz * 100Ω) = 13.3µF

The closest equal or larger standard value should be used, in this

case, 15µF.

When an ADJ pin bypass capacitor is used, output ripple

amplitude will be essentially independent of the output voltage. If

an ADJ pin bypass capacitor is not used, output ripple will be

proportional to the ratio of the output voltage to the reference

voltage:

M = VOUT/VREF

where: M ≡ a multiplier for the ripple seen when the

ADJ pin is optimally bypassed.

VREF = 1.25V.

For example, if VOUT = 2.5V the output ripple will be:

M = 2.5V/1.25V= 2

Output ripple will be twice as bad as it would be if the ADJ pin

were to be bypassed to ground with a properly selected capacitor.

OUTPUT VOLTAGE

The LX8585/85A ICs develop a 1.25V reference voltage between the

output and the adjust terminal (See Figure 2). By placing a resistor, R1,

between these two terminals, a constant current is caused to flow

through R1 and down through R2 to set the overall output voltage.

Normally this current is the specified minimum load current of 10mA.

Because IADJ is very small and constant when compared with the current

through R1, it represents a small error and can usually be ignored.

LX8585/85A

VIN

IN

OUT

ADJ

VREF

IADJ

50µA

VOUT = VREF

1

+

R2

R1

+ IADJ R2

VOUT

R1

R2

FIGURE 2 — BASIC ADJUSTABLE REGULATOR

LOAD REGULATION

Because the LX8585/85A regulators are three-terminal devices, it is

not possible to provide true remote load sensing. Load regulation

will be limited by the resistance of the wire connecting the regulator

to the load. The data sheet specification for load regulation is

measured at the bottom of the package. Negative side sensing is a

true Kelvin connection, with the bottom of the output divider

returned to the negative side of the load. Although it may not be

immediately obvious, best load regulation is obtained when the top

of the resistor divider, (R1), is connected directly to the case of the

regulator, not to the load. This is illustrated in Figure 3. If R1 were

connected to the load, the effective resistance between the regulator

and the load would be:

RPeff = RP *

 R2+R1

 R1 

where: R ≡ Actual parasitic line resistance.

P

When the circuit is connected as shown in Figure 3, the parasitic

resistance appears as its actual value, rather than the higher R .

Peff

LX8585/85A

ParRaPsitic

Line Resistance

VIN

IN

OUT

ADJ

Connect

R1 to Case

of Regulator

R1

R2

RL

Connect

R2

to Load

FIGURE 3 — CONNECTIONS FOR BEST LOAD REGULATION

6

Copyright © 1997

Rev. 2.2 12/97

Share Link: