DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX1839 데이터 시트보기 (PDF) - Maxim Integrated

부품명
상세내역
제조사
MAX1839 Datasheet PDF : 26 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Wide Brightness Range
CCFL Backlight Controllers
ELECTRICAL CHARACTERISTICS (continued)
(V+ = 8.2V, VSH/SUS = VSH = 5.5V, MINDAC = GND, TA = 0°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
CONDITIONS
ANALOG INTERFACE BRIGHTNESS CONTROL (MODE connected to REF or GND )
CRF/SDA, CRF Input Range
CRF/SDA, CRF Input Current
VCRF/SDA = VCRF = 5.5V
VCRF/SDA = VCRF = 5.5V, SH/SUS = SH = 0
CTL/SCL, Input Range
MAX1739
MIN
TYP MAX UNIT
2.7
5.5
V
20
µA
-1
1
µA
0
CRF/
SDA
V
CTL Input Range
MAX1839
0
CRF
V
CTL/SCL, CTL Input Current
MODE = REF or GND
-1
1
µA
ADC Resolution
Guaranteed monotonic
5
Bits
ADC Hysteresis
1
LSB
SH Input Low Voltage
SH Input High Voltage
0.8
V
2.1
V
SH/SUS Input Hysteresis when
Transitioning In and Out of Shutdown
150
mV
SH Input Bias Current
-1
1
µA
SYSTEM MANAGEMENT BUS BRIGHTNESS CONTROL (MAX1739, MODE connected to VL, see Figures 12 and 13)
CRF/SDA, CTL/SCL, SH/SUS Input
0.8
V
CRF/SDA, CTL/SCL, SH/SUS Input
2.1
V
CRFSDA, CTLSCL Input Hysteresis
CRF/SDA, CTL/SCL, SH/SUS Input
300
mV
-1
1
µA
CRF/SDA Output Low Sink Current
VCRF/SDA = 0.4V
4
mA
CTL/SCL Serial Clock High Period
tHIGH
4
µs
CTL/SCL Serial Clock Low Period
tLOW
4.7
µs
Start Condition Setup Time
tSU:STA
4.7
µs
Start Condition Hold Time
tHD:STA
4
µs
CRF/SDA Valid to CTL/SCL Rising Edge
Setup Time, Slave Clocking in Data
tSU:DAT
250
ns
CTL/SCL Falling Edge to CRF/SDA
Transition
tHD:DAT
0
ns
CTL/SCL Falling Edge to CRF/SDA
Valid, Reading Out Data
tDV
1
µs
4 _______________________________________________________________________________________

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]