DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX4501 데이터 시트보기 (PDF) - Maxim Integrated

부품명
상세내역
제조사
MAX4501 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
Low-Voltage, SPST, CMOS Analog Switches
______________________________________________________________Pin Description
PIN
MAX4501
MAX4502
SO/DIP SC70-5/SOT23-5 SO/DIP SC70-5/SOT23-5
1
1
1
1
2, 3, 5
2, 3, 5
4
5
4
5
6
4
6
4
7
3
7
3
8
2
8
2
NAME
COM
N.C.
V+
IN
GND
NO
NC
FUNCTION
Analog Switch Common Terminal
No Connection. Not internally connected.
Positive Supply-Voltage Input (analog and digital)
Digital Control Input
Ground
Analog Switch (normally open)
Analog Switch (normally closed)
Note: NO, NC, and COM pins are identical and interchangeable. Any may be considered as an input or an output; signals pass
equally well in both directions.
Applications Information
Power-Supply Considerations
The MAX4501/MAX4502 are constructed like most
CMOS analog switches, except they have only two sup-
ply pins: V+ and GND. V+ and GND drive the internal
CMOS switches and set the analog voltage limits of the
switch. Reverse ESD-protection diodes are internally
connected between each analog signal pin and both
V+ and GND. One of these diodes conducts if any ana-
log signal exceeds V+ or GND. During normal opera-
tion, these and other reverse-biased ESD diodes leak,
forming the only current drawn from V+ or GND.
Virtually all the analog leakage current comes from the
ESD diodes. Although the ESD diodes on a given sig-
nal pin are identical and therefore fairly well balanced,
they are reverse biased differently. Each is biased by
either V+ or GND and the analog signal. This means
their leakages will vary as the signal varies. The differ-
ence in the two diode leakages to the V+ and GND
pins constitutes the analog signal-path leakage current.
All analog leakage current flows between each pin and
one of the supply terminals, not to the other switch ter-
minal. This is why both sides of a given switch can
show leakage currents of the same or opposite polarity.
There is no connection between the analog-signal
paths and V+ or GND.
V+ and GND also power the internal logic and logic-
level translators, and set the input logic limits. The
logic-level translators convert the logic levels to
switched V+ and GND signals to drive the analog sig-
nal gates. This drive signal is the only connection
between the logic supplies (and signals) and the ana-
log supplies. COM, NO, and NC pins have ESD-protec-
tion diodes to V+ and GND.
The logic-level thresholds are CMOS/TTL compatible
when V+ is +5V. As V+ rises, the threshold increases
slightly. When V+ reaches +12V, the logic-level thresh-
old is about 3V—above the TTL guaranteed high-level
minimum of 2.8V, but still compatible with CMOS out-
puts.
Do not connect the MAX4501/MAX4502s V+ pin to
+3V and then connect the logic-level pins to TTL
logic-level signals. TTL levels can exceed +3V and
violate the absolute maximum ratings, damaging
the part and/or external circuits.
High-Frequency Performance
In 50systems, signal response is reasonably flat up
to 250MHz (see Typical Operating Characteristics).
Above 20MHz, the on-response has several minor
peaks that are highly layout dependent. The problem is
not in turning the switch on; it’s in turning it off. The off-
state switch acts like a capacitor and passes higher
frequencies with less attenuation. At 10MHz, off-isola-
tion is about -60dB in 50systems, decreasing
approximately 20dB per decade as frequency increas-
es. Higher circuit impedances also cause off-isolation
to decrease. Adjacent channel attenuation is about 3dB
above that of a bare IC socket, and is due entirely to
capacitive coupling.
6 _______________________________________________________________________________________

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]