Low-Voltage, SPST, CMOS Analog Switches
______________________________________________Test Circuits/Timing Diagrams
V+
V+
NO
VNO
+3V
VIN
50%
0
VIN
IN
50Ω
MAX4501
COM
GND
1k
VOUT
35pF
VOUT
90%
0
tON
90%
tOFF
V+
V+
NC
VNC
VIN
IN
50Ω
MAX4502
COM
GND
1k
VOUT
35pF
+3V
VIN
0
VOUT
50%
90%
0
tOFF
90%
tON
Figure 1. Switching Times
V+
V+
NO OR
NC
VIN
IN
50Ω
MAX4501
MAX4502 COM
GND
VNO OR VNC = 0
VOUT
CL
1000pF
Figure 2. Charge Injection
V+
VIN
0
MAX4502
MAX4501
VOUT
∆VOUT
∆VOUT IS THE MEASURED VOLTAGE DUE TO CHARGE TRANSFER
ERROR Q WHEN THE CHANNEL TURNS OFF.
Q = ∆VOUT • CL
_______________________________________________________________________________________ 7