DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX9526ATJ-T(2010) 데이터 시트보기 (PDF) - Maxim Integrated

부품명
상세내역
제조사
MAX9526ATJ-T
(Rev.:2010)
MaximIC
Maxim Integrated MaximIC
MAX9526ATJ-T Datasheet PDF : 38 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Low-Power, High-Performance
NTSC/PAL Video Decoder
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VDVDD = +1.8V, VDVDDIO = +3.3V, AGND = DGND = 0, TA = TMIN to TMAX, unless otherwise noted. Typical values are at
TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
Differential Gain
2T Pulse Response
DG
5-step modulated staircase,
f = 3.58MHz or 4.43MHz
2T = 200ns or 250ns
1
%
0.4
%
2T Bar Response
Bar time is 18µs, the beginning 2.5% and
ending 2.5% of the bar time are ignored,
2T = 200ns or 250ns
0.2
%
2T Pulse to Bar Rating
Bar time is 18µs, the beginning 2.5% and
ending 2.5% of the bar time are ignored,
2T = 200ns or 250ns
0.2
%
Group Delay Distortion
100kHz < f < 5MHz
DECODED LUMINANCE AND CHROMINANCE CHANNELS (Note 5)
Chroma Bandwidth
Luma Bandwidth
BWC
BWL
Luma Nonlinearity
5-step staircase
Luma Line Time Distortion (H-Tilt)
LD
Measured at the output regarding active video
Luma Field Time Distortion (V-Tilt)
FD
Measured at the output regarding active video
DIGITAL COMPOSITE DECODER
Lock Time
Horizontal Line Time Static Variation
-5
±1
ns
1
MHz
5.5
MHz
1
%
0.5
%
0.1
%
3
frames
+5
%
Maximum Horizontal Line Time
Jitter (Async Mode)
5
µs
Maximum Horizontal Line Time
Jitter (LLC mode)
Line-Locked Clock Frequency
Minimum Peak Signal to RMS Noise
PL L
Async Mode Jitter
Line-Locked PLL Loop Bandwidth
Set by Register 0x0E[2:0]
fLLC Varies with input line rate
Proper composite decoder operation
Ideal input clock
000
001
010
011 (default)
100
101
110
111
160
27
23
20
180
250
375
500
750
1000
1500
2000
ns
MHz
dB
psRMS
Hz
4 _______________________________________________________________________________________

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]