PLS101A 데이터 시트보기 (PDF) - Philips Electronics

부품명

상세내역

제조사

PLS101A

(PLS100 / PLS101) Programmable logic arrays 16 x 48 x 8

Philips Electronics 

Philips Semiconductors Programmable Logic Devices

Programmable logic arrays

(16 × 48 × 8)

Product specification

PLS100/PLS101

LOGIC PROGRAMMING

PLS100/PLS101 is fully supported by

industry standard (JEDEC compatible) PLD

CAD tools, including Philips Semiconductors’

SNAP, Data I/O Corporation’s ABEL™ and

Logical Devices Inc.’s CUPL™ design

software packages.

All packages allow Boolean and state

equation entry formats. SNAP, ABEL and

CUPL also accept, as input, schematic

capture format.

OUTPUT POLARITY – (F)

PLS100/PLS101 logic designs can also be

generated using the program table entry

format detailed on the following pages. This

program table entry format is supported by

the Philips Semiconductors’ SNAP PLD

design software package.

To implement the desired logic functions, the

state of each logic variable from logic

equations (I, B, O, P, etc.) is assigned a

symbol. The sumbols for TRUE,

COMPLEMENT, INACTIVE, PRESET, etc.,

are defined below.

PROGRAMMING AND

SOFTWARE SUPPORT

Refer to Section 9 (Development Software)

and Section 10 (Third-party Programmer/

Software Support) of this dat handbook for

additional informational.

S

S

F

O, B

X

ACTIVE LEVEL

LOW

(INVERTING)

“AND” ARRAY – (I)

CODE

L

ACTIVE LEVEL

HIGH1

(NON-INVERTING)

CODE

H

I

I

I

I

I

I

I

I

I

P

STATE

INACTIVE1,2

CODE

O

“OR” ARRAY – (F)

P

S

STATE

I

P

CODE

H

P

STATE

I

P

CODE

L

S

I

I

I

STATE

DON’T CARE

P

CODE

–

Pn STATUS

ACTIVE1

CODE

A

Pn STATUS

INACTIVE

CODE

•

NOTES:

1. This is the initial unprogrammed state of all links. It is normally associated with all unused

(inactive) AND gates Pn.

2. Any gate Pn will be unconditionally inhibited if any one of its (I) link pairs is left intact.

VIRGIN STATE

The PLS100/101 virgin devices are factory

shipped in an unprogrammed state, with all

fuses intact, such that:

1. All Pn terms are disabled (inactive) in the

AND array.

2. All Pn terms are active in the OR array.

3. All outputs are Active-High.

ABEL is a trademark of Data I/O Corp.

CUPL is a trademark of Logical Devices, Inc.

October 22, 1993

54

Share Link: