DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD7846 데이터 시트보기 (PDF) - Analog Devices

부품명
상세내역
제조사
AD7846
ADI
Analog Devices ADI
AD7846 Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD7846
Parameter1
DIGITAL OUTPUTS
VOL (Output Low Voltage)
VOH (Output High Voltage)
Floating State Leakage Current
Floating State Output Capacitance2
POWER REQUIREMENTS3
VDD
VSS
VCC
IDD
ISS
ICC
Power Supply Sensitivity4
Power Dissipation
J, A Versions
0.4
4.0
±10
10
+11.4/+15.75
−11.4/−15.75
+4.75/+5.25
5
5
1
1.5
100
K, B Versions
0.4
4.0
±10
10
+11.4/+15.75
−11.4/−15.75
+4.75/+5.25
5
5
1
1.5
100
Unit
V max
V min
μA max
pF max
V min/V max
V min/V max
V min/V max
mA max
mA max
mA max
LSB/V max
mW typ
1 Temperature ranges as follows: J, K versions: 0°C to +70°C; A, B versions: −40°C to +85°C.
2 Guaranteed by design and characterization, not production tested.
3 The AD7846 is functional with power supplies of ±12 V. See the Typical Performance Characteristics section.
4 Sensitivity of gain error, offset error, and bipolar zero error to VDD, VSS variations.
Test Conditions/Comments
ISINK = 1.6 mA
ISOURCE = 400 μA
DB0 to DB15 = 0 to VCC
VOUT unloaded
VOUT unloaded
VOUT unloaded
AC PERFORMANCE CHARACTERISTICS
These characteristics are included for design guidance and are not subject to test. VREF+ = +5 V; VDD = +14.25 V to +15.75 V; VSS = −14.25 V
to −15.75 V; VCC = +4.75 V to +5.25 V; RIN connected to 0 V, unless otherwise noted.
Table 2.
Parameter
Output Settling Time1
Slew Rate
Digital-to-Analog Glitch
Impulse
Limit at TMIN to TMAX (All Versions)
6
9
7
70
AC Feedthrough
0.5
Digital Feedthrough
10
Output Noise Voltage
50
Density, 1 kHz to 100 kHz
Unit
μs max
μs max
V/μs typ
Test Conditions/Comments
To 0.006% FSR, VOUT loaded, VREF− = 0 V, typically 3.5 μs
To 0.003% FSR, VOUT loaded, VREF− = –5 V, typically 6.5 μs
nV-sec typ
mV p-p typ
nV-sec typ
nV/√Hz typ
DAC alternately loaded with 10…0000 and 01…1111,
VOUT unloaded
VREF− = 0 V, VREF+ = 1 V rms, 10 kHz sine wave, DAC loaded
with all 0s
DAC alternately loaded with all 1s and all 0s. CS high
Measured at VOUT, DAC loaded with 0111011…11,
VREF+ = VREF− = 0 V
1 LDAC = 0. Settling time does not include deglitching time of 2.5 μs (typ).
Rev. G | Page 4 of 24

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]