DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UPD63310GK-9EU 데이터 시트보기 (PDF) - NEC => Renesas Technology

부품명
상세내역
제조사
UPD63310GK-9EU
NEC
NEC => Renesas Technology NEC
UPD63310GK-9EU Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
µPD63310
7:
D5
D4
D3
D2
D1
D0
D4 to D0 indicate the data used to control gain in the IN4R register’s input signal, with codes corresponding
to the gain levels listed in Table 1-1. Mute mode is set when D5 = 1.
8:
D5
D4
D3
D2
D1
D0
D4 to D0 indicate the data used to control gain in the IN5 register’s input signal, with codes corresponding
to the gain levels listed in Table 1-1. Mute mode is set when D5 = 1.
9:
D5
D4
D3
D2
D1
D0
D4 to D0 indicate data that controls the gain when mixing the IN1L register’s input signal with the L-channel
DAC’s output signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when
D5 = 1.
10:
D5
D4
D3
D2
D1
D0
D4 to D0 indicate data that controls the gain when mixing the IN1R register’s input signal with the R-channel
DAC’s output signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when
D5 = 1.
11:
D5
D4
D3
D2
D1
D0
D4 to D0 indicate data that controls the gain when mixing the IN2L register’s input signal with the L-channel
DAC’s output signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when
D5 = 1.
12:
D5
D4
D3
D2
D1
D0
D4 to D0 indicate data that controls the gain when mixing the IN2R register’s input signal with the R-channel
DAC’s output signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when
D5 = 1.
13:
D5
D4
D3
D2
D1
D0
D4 to D0 indicate data that controls the gain when mixing the IN3L register’s input signal with the L-channel
DAC’s output signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when
D5 = 1.
14:
D5
D4
D3
D2
D1
D0
D4 to D0 indicate data that controls the gain when mixing the IN3R register’s input signal with the R-channel
DAC’s output signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when
D5 = 1.
15:
D5
D4
D3
D2
D1
D0
D4 to D0 indicate data that controls the gain when mixing the IN4L register’s input signal with the L-channel
DAC’s output signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when
D5 = 1.
16:
D5
D4
D3
D2
D1
D0
D4 to D0 indicate data that controls the gain when mixing the IN4R register’s input signal with the R-channel
DAC’s output signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when
D5 = 1.
10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]