LXT970A 데이터 시트보기 (PDF) - Intel
부품명
상세내역
제조사
LXT970A Datasheet PDF : 74 Pages
| |||
Dual-Speed Fast Ethernet Transceiver — LXT970A
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
LXT970A Block Diagram ....................................................................................... 9
LXT970A Pin Assignments .................................................................................10
Network Interface Card (NIC) Application ..........................................................18
MII Interface .......................................................................................................20
MII Data Interface ...............................................................................................21
Loopback Paths ..................................................................................................23
Repeater Block Diagram ....................................................................................24
MDIO Interrupt Signaling ....................................................................................25
Management Interface - Read Frame Structure .................................................25
Management Interface - Write Frame Structure .................................................25
LXT970A Initialization Sequence .......................................................................30
Auto-Negotiation Operation ................................................................................31
100BASE-TX Frame Structure ...........................................................................33
100BASE-TX Data Flow .....................................................................................33
LXT970A Protocol Sublayers .............................................................................36
100BASE-TX Reception with No Errors .............................................................37
100BASE-TX Reception with Invalid Symbol ....................................................37
100BASE-TX Transmission with No Errors .......................................................37
100BASE-TX Transmission with Collision .........................................................37
Voltage Divider ...................................................................................................45
Typical Interface Circuitry ...................................................................................46
MII - 100BASE-TX Receive Timing / 4B Mode ...................................................51
MII - 100BASE-TX Transmit Timing / 4B Mode .................................................52
MII - 100BASE-TX Receive Timing / 5B Mode ...................................................53
100BASE-TX Transmit Timing / 5B Mode ..........................................................54
MII - 100BASE-FX Receive Timing / 4B Mode ...................................................55
MII - 100BASE-FX Transmit Timing / 4B Mode ..................................................56
MII - 10BASE-T Receiving Timing ......................................................................57
MII - 10BASE-T Transmit Timing .......................................................................58
10BASE-T SQE (Heartbeat) Timing ...................................................................59
10BASE-T Jab and Unjab Timing ......................................................................59
Auto Negotiation and Fast Link Pulse Timing ....................................................60
Fast Link Pulse Timing .......................................................................................60
MDIO Timing when Sourced by STA .................................................................61
MDIO Timing when Sourced by PHY .................................................................61
Power-Down Recovery Timing (Over Recommended Range) ...........................62
PHY Identifier Bit Mapping .................................................................................66
64-Pin QFP Package Diagram ...........................................................................73
64-Pin TQFP Package Diagram .........................................................................74
Datasheet
5
Share Link: 