74HC244-Q100 데이터 시트보기 (PDF) - NXP Semiconductors.
부품명
상세내역
제조사
74HC244-Q100 Datasheet PDF : 17 Pages
| |||
NXP Semiconductors
74HC244-Q100; 74HCT244-Q100
Octal buffer/line driver; 3-state
Table 7. Dynamic characteristics …continued
GND = 0 V; for load circuit see Figure 8.
Symbol Parameter
Conditions
Min
74HCT244-Q100
tpd
propagation delay nAn to nYn;
see Figure 6
ten
enable time
VCC = 4.5 V
VCC = 5.0 V; CL = 15 pF
nOE to nYn; VCC = 4.5 V; see
Figure 7
tdis
disable time
nOE to nYn; VCC = 4.5 V; see
Figure 7
tt
transition time
VCC = 4.5 V; see Figure 6
CPD
power dissipation per buffer;
capacitance
VI = GND to VCC 1.5 V
[1]
-
-
[2]
-
[3]
-
[4]
-
[5]
-
[1] tpd is the same as tPHL and tPLH.
[2] ten is the same as tPZH and tPZL.
[3] tdis is the same as tPHZ and tPLZ.
[4] tt is the same as tTHL and tTLH.
[5] CPD is used to determine the dynamic power dissipation (PD in W):
PD = CPD VCC2 fi N + (CL VCC2 fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
(CL VCC2 fo) = sum of outputs.
25 C
Typ
13
11
15
15
5
35
40 C to +125 C Unit
Max Max
Max
(85 C) (125 C)
22
28
-
-
30
38
25
31
12
15
-
-
33 ns
- ns
45 ns
38 ns
18 ns
- pF
11. Waveforms
VI
nAn input
GND
VOH
nYn output
VOL
VM
90 %
t PHL
VM
10 %
t THL
VM
t PLH
VM
t TLH
001aae013
Fig 6.
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Input (nAn) to output (nYn) propagation delays and output transition times
74HC_HCT244_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1. — 7 August 2012
© NXP B.V. 2012. All rights reserved.
8 of 17
Share Link: 