SK100E111(2001) 데이터 시트보기 (PDF) - Semtech Corporation
부품명
상세내역
제조사
SK100E111 Datasheet PDF : 6 Pages
| |||
SK10/100E111
HIGH-PER.ORMANCE PRODUCTS
AC Characteristics (continued)
IN
IN*
ts
50%
EN*
Q*
≤75 mV
Q
≤75 mV
Figure 1. Setup Time
IN
IN*
th
EN*
50%
≤75 mV
Q*
Q
≤75 mV
Figure 2. Hold Time
IN
IN*
tr
EN*
50%
Q*
Q
Figure 3. Release Time
Notes:
1. 10E circuits are designed to meet the DC specifications shown in the table after thermal equilibrium has
been established. The circuit is in a test socket or mounted on a printed circuit board and transverse
airflow greater than 500 lfpm is maintained.
2. 100E circuits are designed to meet the DC specifications shown in the table where transverse airflow
greater than 500 lfpm is maintained.
3. Differential input voltage required to obtain a full ECL swing on the outputs.
4. VCMR range is referenced to the most positive side of the differential input signal. Normal operation is
obtained if the high level falls within the specified range and the peak-to-peak voltage lies between
VPP(min) and 1V. The lower end of V range varies 1:1 with VEE and is equal to VEE+1.6V.
CMR
5. The differential propagation delay is defined as the delay from the crossing points of the differential
input signals to the crossing point of the differential output signals.
6. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to
the 50% point of the output signal.
7. Enable is defined as the propagation delay from the 50% point of a negative transition on EN* to the
50% point of a positive transition on Q (or a negative transition on Q). Disable is defined as the
propagation delay from the 50% point of a positive transition on EN* to the 50% point of a negative
transition on Q (or a positive transition on Q).
8. The within-device skew is defined as the worst case difference between any two similar delay paths
within a single device.
9. The setup time is the minimum time that EN must be asserted prior to the next transition of IN/IN to
prevent an output response greater than ±75 mV to that IN/IN transition (see Figure 1).
10. The hold time is the minimum time that EN must remain asserted after a negative going IN or a positive
going IN* to prevent an output response greater than ±75 mV to the IN/IN transition (see Figure 2).
11. The release time is the minimum time that EN must be deasserted prior to the next IN/IN* transition to
ensure an output response that meets the specified IN to Q propagation delay and output transition times
(see Figure 3).
12. VPP(min) is defined as the minimum input differential voltage which will cause no increase in the
propagation delay. The VPP(min) is AC limited for the E111 as a differential input as low as 250 mV
will still produce full ECL levels at the output.
13. Voltages referenced to VCC = 0V.
14. For standard ECL DC specifications, refer to the ECL Logic Family Standard DC Specifications Data
Sheet.
15. For part ordering descriptions, see HPP Part Ordering Information Data Sheet.
Revision 1 /.ebruary 13, 2001
5
www.semtech.com
Share Link: 