5962R9582401QQC 데이터 시트보기 (PDF) - Intersil
부품명
상세내역
제조사
5962R9582401QQC Datasheet PDF : 16 Pages
| |||
HS-80C85RH
Pinouts
40 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE
(SBDIP) MIL-STD-1835, CDIP2-T40
TOP VIEW
X1 1
X2 2
RESET OUT 3
SOD 4
SID 5
TRAP 6
RST 7.5 7
RST 6.5 8
RST 5.5 9
INTR 10
INTA 11
AD0 12
AD1 13
AD2 14
AD3 15
AD4 16
AD5 17
AD6 18
AD7 19
GND 20
40 VDD
39 HOLD
38 HLDA
37 CLOCK OUT
36 RESET IN
35 READY
34 IO/ M
33 S1
32 RD
31 WR
30 ALE
29 S0
28 A15
27 A14
26 A13
25 A12
24 A11
23 A10
22 A9
21 A8
42 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE
(FLATPACK) INTERSIL OUTLINE K42.A
TOP VIEW
X1
1
X2
2
RESET
OUT
3
SOD
4
SID
5
TRAP
6
RST 7.5
7
RST 6.5
8
RST 5.5
9
INTR
10
INTA
11
AD0
12
AD1
13
AD2
14
AD3
15
AD4
16
NC
17
NC
18
AD5
19
AD6
20
AD7
21
42
VDD
41
HOLD
40
HLDA
39
CLOCK
OUT
38
RESET
37
IN
READY
36
IO/ M
35
S1
34
RD
33
WR
32
ALE
31
S0
30
A15
29
A14
28
A13
27
A12
26
A11
25
A10
24
A9
23
A8
22
GND
Functional Diagram
INTA RST RST RST
INTR
5.5 6.5 7.5 TRAP
SID
SOD
INTERRUPT CONTROL
SERIAL I/O CONTROL
8-BIT
INTERNAL DATA BUS
ACCUMU-
LATOR (8)
POWER
SUPPLY
X1
X2
TEMP REG
(8)
VDD
GND
CLK
GEN
FLAG (5)
FLIP FLOPS
ARITHMETIC
LOGIC
UNIT
(ALU) (8)
INSTRUCTION
REGISTER (8)
INSTRUCTION
DECODER
AND MACHINE
CYCLE
ENCODING
B REG (8)
D REG (8)
H REG (8)
C REG (8)
E REG (8)
L REG (8)
STACK POINTER (16)
PROGRAM COUNTER (16)
INCREMENTER
DECREMENTER
ADDRESS LATCH (16)
TIMING AND CONTROL
CONTROL
STATUS
DMA
RESET
ADDRESS
BUFFER (8)
DATA ADDRESS
BUFFER (8)
READY
CLK
OUT
WR
S0
RD
ALE
IO/M
HLDA
S1
HOLD
RESET
IN
RESET
OUT
A15-A8
ADDRESS
BUS
AD1-AD0
ADDRESS
BUS
2
Share Link: 