AD1812 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
제조사
AD1812 Datasheet PDF : 20 Pages
| |||
Modem Interface Signals
Pin Name
P/TQFP
MODEM_IRQ
38
MODEM_EN
39
MODEM_SEL
118
AD1812
I/O Description
I
Modem IRQ. The external modem asserts this pin HI to indicate a pending inter-
rupt. The AD1812 converts this signal to the appropriate interrupt in either Plug
and Play (LDN = 5) or Non-Plug and Play mode.
I
Modem Enable. When this pin is asserted (HI), the AD1812 enables the logical
device (LDN = 5) for an external modem chipset. Otherwise, LDN = 5 does not
exist. The state of this pin should not be altered after reset.
O
Modem Select. This active LO pin is a chip select for an external modem chipset.
The AD1812 decodes the (Plug & Play or Non-Plug and Play) configured ISA
bus address. AEN must be LO before asserting the MODEM_SEL pin.
Game Port
Pin Name
A_1
A_2
A_X
A_Y
B_1
B_2
B_X
B_Y
P/TQFP
41
42
46
47
43
44
48
49
I/O Description
I
Game Port A, Button #1.
I
Game Port A, Button #2.
I
Game Port A X-Axis.
I
Game Port A Y-Axis.
I
Game Port B, Button #1.
I
Game Port B, Button #2.
I
Game Port B X-Axis.
I
Game Port B Y-Axis.
MIDI Interface Signals
Pin Name
P/TQFP
MIDI_IN
31
MIDI_OUT
96
I/O Description
I
RXD MIDI Input.
O
TXD MIDI Output.
Miscellaneous
Pin Name
PNP
XTALO
XTALI
PWRDWN
VREF_X
VREF
L_FILT
R_FILT
XCTL0
XCTL1
GVC
NC
P/TQFP
I/O
37
I
30
O
29
I
36
I
60
O
59
I
54
I
53
I
95
O
159
O
40
I
1–4, 81, 120–125,
156–158, 160
Description
Plug and Play Select. When this pin is asserted (HI), the Plug and Play
mode is enabled. If PnP is LO, the AD1812 operates in legacy mode, and
the Plug and Play configuration is disabled.
14.31818 MHz Crystal Output.
14.31818 MHz Clock Input, can be OSC from the ISA bus.
Power Down Signal. Active LO.
Voltage Reference.
Voltage Reference Filter.
Left Channel Filter Input.
Right Channel Filter Input.
External Control 0. The state of this pin (TTL HI or LO) is reflected in
codec indexed register 0x0A, Bit 6.
External Control 1. The state of this pin (TTL HI or LO) is reflected in
codec indexed register 0x0A, Bit 7.
Game Port Voltage Capacitor.
No Connect.
REV. 0
–11–
Share Link: 