AD9523BCPZ-REEL7(RevC) 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
제조사
AD9523BCPZ-REEL7
(Rev.:RevC)
(Rev.:RevC)
Analog Devices
AD9523BCPZ-REEL7 Datasheet PDF : 60 Pages
| |||
Data Sheet
AD9523
DISTRIBUTION OUTPUT CHARACTERISTICS (OUT0, OUT0 TO OUT13, OUT13)
Duty cycle performance is specified with the invert divider bit set to 1, and the divider phase bits set to 0.5. (For example, for Channel 0,
0x190[7] = 1 and 0x192[7:2] = 1.) Output Voltage Reference VDD in Table 9 refers to the 3.3 VDD3_OUT[x:y] supply.
Table 9.
Parameter
LVPECL MODE
Maximum Output Frequency
Rise Time/Fall Time (20% to 80%)
Duty Cycle
Differential Output Voltage Magnitude
Common-Mode Output Voltage
SCALED HSTL MODE, 16 mA
Maximum Output Frequency
Rise Time/Fall Time (20% to 80%)
Duty Cycle
Differential Output Voltage Magnitude
Supply Sensitivity
Common-Mode Output Voltage
LVDS MODE, 3.5 mA
Maximum Output Frequency
Rise Time/Fall Time (20% to 80%)
Duty Cycle
Differential Output Voltage Magnitude
Balanced
Unbalanced
Common-Mode Output Voltage
Common-Mode Difference
Short-Circuit Output Current
CMOS MODE
Maximum Output Frequency
Rise Time/Fall Time (20% to 80%)
Duty Cycle
Output Voltage High
Output Voltage Low
Min
Typ
Max
Unit
47
43
40
643
VDD − 1.5
1
GHz
117
147
ps
50
52
%
48
52
%
49
54
%
775
924
mV
VDD − 1.4 VDD − 1.25 V
1
GHz
112
141
ps
47
50
52
%
44
48
51
%
40
49
54
%
1.3
1.6
1.7
V
0.6
mV/
mV
VDD − 1.76 VDD − 1.6 VDD − 1.42 V
1
GHz
138
161
ps
48
51
53
%
43
49
53
%
41
49
55
%
247
1.125
3.5
454
mV
50
mV
1.375
V
50
mV
24
mA
250
MHz
387
665
ps
45
50
55
%
VDD − 0.25
V
VDD − 0.1
V
0.2
V
0.1
V
Test Conditions/Comments
Minimum VCO/maximum dividers
100 Ω termination across output pair
f < 500 MHz
f = 500 MHz to 800 MHz
f = 800 MHz to 1 GHz
Voltage across pins, output driver static
Output driver static
Minimum VCO/maximum dividers
100 Ω termination across output pair
f < 500 MHz
f = 500 MHz to 800 MHz
f = 800 MHz to 1 GHz
Voltage across pins, output driver static;
nominal supply
Change in output swing vs. VDD3_OUT[x:y]
(ΔVOD/ΔVDD3)
100 Ω termination across output pair
f < 500 MHz
f = 500 MHz to 800 MHz
f = 800 MHz to 1 GHz
Voltage across pins; output driver static
Absolute difference between voltage magnitude
of normal pin and inverted pin
Output driver static
Voltage difference between output pins;
output driver static
Output driver static
15 pF load
f = 250 MHz
Output driver static
Load current = 10 mA
Load current = 1 mA
Output driver static
Load current = 10 mA
Load current = 1 mA
Rev. C | Page 7 of 60
Share Link: