DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD9523 데이터 시트보기 (PDF) - Analog Devices

부품명
상세내역
제조사
AD9523 Datasheet PDF : 60 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Data Sheet
AD9523
DISTRIBUTION OUTPUT CHARACTERISTICS (OUT0, OUT0 TO OUT13, OUT13)
Duty cycle performance is specified with the invert divider bit set to 1, and the divider phase bits set to 0.5. (For example, for Channel 0,
0x190[7] = 1 and 0x192[7:2] = 1.) Output Voltage Reference VDD in Table 9 refers to the 3.3 VDD3_OUT[x:y] supply.
Table 9.
Parameter
LVPECL MODE
Maximum Output Frequency
Rise Time/Fall Time (20% to 80%)
Duty Cycle
Differential Output Voltage Magnitude
Common-Mode Output Voltage
SCALED HSTL MODE, 16 mA
Maximum Output Frequency
Rise Time/Fall Time (20% to 80%)
Duty Cycle
Differential Output Voltage Magnitude
Supply Sensitivity
Common-Mode Output Voltage
LVDS MODE, 3.5 mA
Maximum Output Frequency
Rise Time/Fall Time (20% to 80%)
Duty Cycle
Differential Output Voltage Magnitude
Balanced
Unbalanced
Common-Mode Output Voltage
Common-Mode Difference
Short-Circuit Output Current
CMOS MODE
Maximum Output Frequency
Rise Time/Fall Time (20% to 80%)
Duty Cycle
Output Voltage High
Output Voltage Low
Min
Typ
47
43
40
643
VDD − 1.5
1
117
50
48
49
775
VDD − 1.4
1
112
47
50
44
48
40
49
1.3
1.6
0.6
VDD − 1.76 VDD − 1.6
1
138
48
51
43
49
41
49
247
1.125
3.5
250
387
45
50
VDD − 0.25
VDD − 0.1
Max
147
52
52
54
924
VDD − 1.25
141
52
51
54
1.7
VDD − 1.42
161
53
53
55
454
50
1.375
50
24
665
55
0.2
0.1
Unit
GHz
ps
%
%
%
mV
V
GHz
ps
%
%
%
V
mV/mV
V
GHz
ps
%
%
%
mV
mV
V
mV
mA
MHz
ps
%
V
V
V
V
Test Conditions/Comments
Minimum VCO/maximum dividers
100 Ω termination across output pair
f < 500 MHz
f = 500 MHz to 800 MHz
f = 800 MHz to 1 GHz
Voltage across pins, output driver static
Output driver static
Minimum VCO/maximum dividers
100 Ω termination across output pair
f < 500 MHz
f = 500 MHz to 800 MHz
f = 800 MHz to 1 GHz
Voltage across pins, output driver static;
nominal supply
Change in output swing vs. VDD3_OUT[x:y]
(ΔVOD/ΔVDD3)
100 Ω termination across output pair
f < 500 MHz
f = 500 MHz to 800 MHz
f = 800 MHz to 1 GHz
Voltage across pins; output driver static
Absolute difference between voltage
magnitude of normal pin and inverted pin
Output driver static
Voltage difference between output pins;
output driver static
Output driver static
15 pF load
f = 250 MHz
Output driver static
Load current = 10 mA
Load current = 1 mA
Output driver static
Load current = 10 mA
Load current = 1 mA
Rev. D | Page 7 of 60

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]