AD9557(RevA) 데이터 시트보기 (PDF) - Analog Devices

부품명

상세내역

제조사

AD9557
(Rev.:RevA)

Dual Input Multiservice Line Card Adaptive Clock Translator

Analog Devices 

Data Sheet

AD9557

POWER DISSIPATION

Table 3.

Parameter

POWER DISSIPATION

Typical Configuration

Min Typ Max Unit

0.36 0.55 0.76 W

All Blocks Running

0.39 0.61 0.85 W

Full Power-Down

44

125 mW

Incremental Power Dissipation

Input Reference On/Off

Differential Without Divide-by-2 20

25

32

mW

Differential With Divide-by-2

26

32

40

mW

Single-Ended Without Divide-by-2 5

7

9

mW

Output Distribution Driver On/Off

LVDS (at 750 MHz)

12

17

22

mW

HSTL (at 750 MHz)

14

21

28

mW

1.8 V CMOS (at 250 MHz)

14

21

28

mW

3.3 V CMOS (at 250 MHz)

18

27

36

mW

Other Blocks On/Off

Second RF Divider

36

51

64

mW

Channel Divider Bypassed

10

17

23

mW

LOGIC INPUTS (RESET, SYNC, PINCONTROL, M3 TO M0)

Table 4.

Parameter

Min Typ Max Unit

LOGIC INPUTS (RESET, SYNC, PINCONTROL)

Input High Voltage (VIH)

2.1

V

Input Low Voltage (VIL)

0.8

V

Input Current (IINH, IINL)

±50 ±100 μA

Input Capacitance (CIN)

3

pF

LOGIC INPUTS (M3 to M0)

Input High Voltage (VIH)

2.5

V

Input ½ Level Voltage (VIM)

1.0

2.2

V

Input Low Voltage (VIL)

0.6

V

Input Current (IINH, IINL)

±60 ±100 μA

Input Capacitance (CIN)

3

pF

Test Conditions/Comments

System clock: 49.152 MHz crystal; DPLL active;

both 19.44 MHz input references in differential mode;

one HSTL driver at 644.53125 MHz;

one 3.3 V CMOS driver at 161.1328125 MHz and 80 pF

capacitive load on CMOS output

System clock: 49.152 MHz crystal; DPLL active;

both input references in differential mode;

one HSTL driver at 750 MHz;

two 3.3 V CMOS drivers at 250 MHz and 80 pF capacitive

load on CMOS outputs

Typical configuration with no external pull-up or pull-

down resistors; about 2/3 of this power is on AVDD3

Conditions = typical configuration; table values show the

change in power due to the indicated operation

Additional current draw is in the DVDD3 domain only

Additional current draw is in the DVDD3 domain only

Additional current draw is in the DVDD3 domain only

Additional current draw is in the AVDD domain only

Additional current draw is in the AVDD domain only

A single 1.8 V CMOS output with an 80 pF load

A single 3.3 V CMOS output with an 80 pF load

Additional current draw is in the AVDD domain only

Additional current draw is in the AVDD domain only

Test Conditions/Comments

Rev. A | Page 5 of 92

Share Link: