EVAL-ADCMP580BCPZ 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
제조사
EVAL-ADCMP580BCPZ Datasheet PDF : 16 Pages
| |||
ADCMP580/ADCMP581/ADCMP582
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
VTP 1
VP 2
VN 3
VTN 4
PIN 1
INDICATOR
ADCMP580
TOP VIEW
(Not to Scale)
12 GND
11 Q
10 Q
9 GND
VTP 1
VP 2
VN 3
VTN 4
PIN 1
INDICATOR
ADCMP581
TOP VIEW
(Not to Scale)
12 GND
11 Q
10 Q
9 GND
VTP 1
VP 2
VN 3
VTN 4
PIN 1
INDICATOR
ADCMP582
TOP VIEW
(Not to Scale)
12 VCCO
11 Q
10 Q
9 VCCO
Figure 3. ADCMP580 Pin Configuration
Figure 4. ADCMP581 Pin Configuration
Figure 5. ADCMP582 Pin Configuration
Table 4. Pin Function Descriptions
Pin No. Mnemonic Description
1
VTP
Termination Resistor Return Pin for VP Input.
2
VP
Noninverting Analog Input.
3
VN
Inverting Analog Input.
4
VTN
5, 16
VCCI
6
LE
Termination Resistor Return Pin for VN Input.
Positive Supply Voltage.
Latch Enable Input Pin, Inverting Side. In compare mode (LE = low), the output tracks changes at the input of
the comparator. In latch mode (LE = high), the output reflects the input state just prior to the comparator being
placed into latch mode. LE must be driven in complement with LE.
7
LE
Latch Enable Input Pin, Noninverting Side. In compare mode (LE = high), the output tracks changes at the
input of the comparator. In latch mode (LE = low), the output reflects the input state just prior to the
comparator being placed into latch mode. LE must be driven in complement with LE.
8
VTT
Termination Return Pin for the LE/LE Input Pins.
For the ADCMP580 (CML output stage), this pin should be connected to the GND ground.
For the ADCMP581 (ECL output stage), this pin should be connected to the –2 V termination potential.
For the ADCMP582 (PECL output stage), this pin should be connected to the VCCO – 2 V termination potential.
9, 12
GND/VCCO Digital Ground Pin/Positive Logic Power Supply Terminal.
For the ADCMP580/ADCMP581, this pin should be connected to the GND pin.
For the ADCMP582, this pin should be connected to the positive logic power VCCO supply.
10
Q
Inverting Output. Q is logic low if the analog voltage at the noninverting input, VP, is greater than the analog
voltage at the inverting input, VN, provided that the comparator is in compare mode. See the LE/LE descriptions
(Pin 6 to Pin 7) for more information.
11
Q
Noninverting Output. Q is logic high if the analog voltage at the noninverting input, VP, is greater than the
analog voltage at the inverting input, VN, provided that the comparator is in compare mode. See the LE/LE
descriptions (Pin 6 to Pin 7) for more information.
13
VEE
14
HYS
Negative Power Supply.
Hysteresis Control. Leave this pin disconnected for zero hysteresis. Connect this pin to the VEE supply with a
suitably sized resistor to add the desired amount of hysteresis. Refer to Figure 9 for proper sizing of the HYS
hysteresis control resistor.
15
GND
Analog Ground.
Heat Sink N/C
Paddle
The metallic back surface of the package is not electrically connected to any part of the circuit. It can be left
floating for optimal electrical isolation between the package handle and the substrate of the die. It can also
be soldered to the application board if improved thermal and/or mechanical stability is desired. Exposed metal
at package corners is connected to the heat sink paddle.
Rev. A | Page 7 of 16
Share Link: 