ADM6308 데이터 시트보기 (PDF) - Unspecified

부품명

상세내역

제조사

ADM6308

Eight-port 10/100M Ethernet Switch Controller

Unspecified 

Olive plus Specification

17H

TOS bit map

18H

TOS bit map

19H

TOS bit map

1AH

TOS bit map

1BH

PHY operation (1)

1CH

PHY operation (2)

1DH

Reserved

10

Bit 15 ~ 8 – First, ADM6308 will check the specific bits recorded in the type field

of packet format to verify the VLAN status of packets, then set the

threshold of VLAN. The default of threshold is 4. If threshold ¡ Ù4,

the packet is high priority.

Bit 15 ~ 0 - TOS bit map [63:48](tos_pri)(tos_pri_drop), Default is 0. First,

ADM6308 will check the specific bits recorded in the type field of

TCP/IP packet format, to verify the TOS status of packets, then

Implement the bits mapping for priority setting of each port.

Bit 15 ~ 0 - TOS bit map [47:32](tos_pri)(tos_pri_drop), Default is 0. First,

ADM6308 will check the specific bits recorded in the type field of

TCP/IP packet format, to verify the TOS status of packets, then

Implement the bits mapping for priority setting of each port.

Bit 15 ~ 0 - TOS bit map [31:16](tos_pri)(tos_pri_drop), Default is 0. First,

ADM6308 will check the specific bits recorded in the type field of

TCP/IP packet format, to verify the TOS status of packets, then

Implement the bits mapping for priority setting of each port.

Bit 15 ~ 0 - TOS bit map [15: 0](tos_pri)(tos_pri_drop), Default is 0. First,

ADM6308 will check the specific bits recorded in the type field of

TCP/IP packet format, to verify the TOS status of packets, then

Implement the bits mapping for priority setting of each port.

Bit 4 ~ 0 – PHY rewrite register address. These bits present PHY register address

selection.

Bit 7 – PHY rewrite. Default is zero (Disable ).

Bit 12 ~ 8 – PHY start ID. Default is 00H. This means PHY IDs range from 00 H

to 07H in sequence if default value is set. Remember start ID always

has to remain consistent with the first port ID setting in PHY.

Bit 15 ~ 13 – N/A.

Bit 15 ~ 0 – PHY rewrite data. After PHY rewrite register address is selected, the

register in each port is set to rewrite data.

Must be set to 10dH

ADMtek Incorporated

00/04/25

1F, No 9, Industrial E. 9th Road, SBIP, Hsin-Chu

Version : 1.10

Tel : (03)578-8879 Fax : (03)578-8871

ADMtek Incorporated Confidential

Share Link: