ADN2819(RevC) 데이터 시트보기 (PDF) - Analog Devices

부품명

상세내역

제조사

ADN2819
(Rev.:RevC)

Multirate to 2.7 Gbps Clock and Data Recovery IC with Integrated Limiting Amp

Analog Devices 

Data Sheet

ADN2819

Parameter

Setup Time

Hold Time

REFCLK DC INPUT CHARACTERISTICS

Input Voltage Range

Peak-to-Peak Differential Input

Common-Mode Level

TEST DATA DC INPUT CHARACTERISTICS4 (TDINP/N)

Peak-to-Peak Differential Input Voltage

LVTTL DC INPUT CHARACTERISTICS

Input High Voltage

Input Low Voltage

Input Current

Input Current (SEL0 and SEL1 Only)5

LVTTL DC OUTPUT CHARACTERISTICS

Output High Voltage

Output Low Voltage

Test Conditions/Comments

TS (See Figure 3)

OC-48

GbE

OC-12

OC-3

TH (See Figure 3)

OC-48

GbE

OC-12

OC-3

At REFCLKP or REFCLKN

DC-coupled, single-ended

CML inputs

VIH

VIL

VIN = 0.4 V or VIN = 2.4 V

VIN = 0.4 V or VIN = 2.4 V

VOH, IOH = –2.0 mA

VOL, IOL = +2.0 mA

1 PIN and NIN must be differentially driven, ac-coupled for optimum sensitivity.

2 PWD measurement made on quantizer outputs in bypass mode.

3 Jitter tolerance measurements are equipment limited.

4 TDINP/N are CML inputs. If the drivers to the TDINP/N inputs are anything other than CML, they must be ac-coupled.

5 SEL0 and SEL1 have internal pull-down resistors, causing higher IIH.

Min Typ Max Unit

140

ps

350

ps

750

ps

3145

ps

150

ps

350

ps

750

ps

3150

ps

0

VCC V

100

mV

VCC/2

V

0.8

V

2.0 V

–5

–5

0.8 V

+5

μA

+50 μA

2.4

V

0.4 V

Rev. C | Page 5 of 25

Share Link: