DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

DS2890-000 데이터 시트보기 (PDF) - Dallas Semiconductor -> Maxim Integrated

부품명
상세내역
제조사
DS2890-000
Dallas
Dallas Semiconductor -> Maxim Integrated Dallas
DS2890-000 Datasheet PDF : 27 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
DS2890
1-WIRE BUS SYSTEM
The 1-Wire bus is a system, which has a single bus master and one or more slaves. In all instances the
DS2890 is a slave device. The bus master is typically a microcontroller. The discussion of this bus system
is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire signaling
(signal types and timing). The 1-Wire protocol defines bus transactions in terms of the bus state during
specific time slots that are initiated on the falling edge of sync pulses from the bus master. For a more
detailed protocol description, refer to Chapter 4 of the Book of DS19xx iButton Standards.
HARDWARE CONFIGURATION
The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to
drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have open
drain or 3-state outputs. The 1-Wire port of the DS2890 is open drain with an internal circuit equivalent
to that shown in Figure 9. A multi-drop bus consists of a 1-Wire bus with multiple slaves attached. At
regular speed the 1-Wire bus has a maximum data rate of 16.3 kbits per second. The speed can be boosted
to 142 kbits per second by activating the Overdrive Mode. For a discrete bus master interface as in
Figure 12, the 1-Wire bus requires a pull-up resistor with a minimum value of 2.2 k. Depending on
1-Wire communication speed, regular or overdrive, and bus load characteristics, the optimal pull-up
resistor value will be in the 1.5 kto 5 krange. Figure 13 shows a DS2480B bus master configuration
with an interface to the host CPU serial port. Among many features, the DS2480B simplifies the 1-Wire
interface design, generates slew-rate controlled 1-Wire waveforms, and off-loads 1-Wire timing
generation overhead required in a discrete solution.
The idle state for the 1-Wire bus is high. If for any reason a transaction needs to be suspended, the bus
MUST be left in the idle state if the transaction is to resume. If this does not occur and the bus is left low
for more than 16 µs (Overdrive Speed) or more than 120 µs (regular speed), one or more devices on the
bus may be reset.
Figure 12. HARDWARE CONFIGURATION
BUS MASTER
Open Drain
Port Pin
RX
VPUP
See
Text
DS2890 1-WIRE PORT
DATA
RX
TX
TX
RX = RECEIVE
TX = TRANSMIT
5 µA
Typ.
100
MOSFET
NOTE:
Depending on 1-Wire communication speed, regular or overdrive, and bus load characteristics, the
optimal pull-up resistor value will be in the 1.5 kto 5 krange.
13 of 27

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]