DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT28F320A18FF-70BET 데이터 시트보기 (PDF) - Micron Technology

부품명
상세내역
제조사
MT28F320A18FF-70BET
Micron
Micron Technology Micron
MT28F320A18FF-70BET Datasheet PDF : 37 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
PRELIMINARY
2 MEG x 16
1.8V ENHANCED+ BOOT BLOCK FLASH MEMORY
BALL DESCRIPTIONS
48-BALL FBGA
NUMBERS SYMBOL TYPE
DESCRIPTION
D8, C8, B8, A8,
C7, B7, A7, C6,
B6, A6, C5, B5,
C3, A3, C2, B2,
A2, D1, C1, B1,
A1
D7
F8
B3
B4
A5
E7, F7, D5, E5,
F4, D3, E3, F2,
D6, E6, F6, D4,
E4, F3, D2, E2
A4
F5
E1
E8, F1
C4
A0–A20
CE#
OE#
WE#
RP#
WP#
DQ0–DQ15
VPP
VCC
VCCQ
VSS
NC
Input
Input
Input
Input
Input
Input
Input/
Output
Supply
Supply
Supply
Supply
Address Inputs: Inputs for the address during READ and WRITE operations.
Addresses are internally latched during WRITE and ERASE cycles.
Chip Enable: Activates the device when LOW. When CE# is HIGH, the device is
disabled and goes into standby power mode.
Output Enable: Enables the outputs buffer when LOW. When OE# is HIGH, the
output buffers are disabled.
Write Enable: Determines if a given cycle is a WRITE cycle. If WE# is LOW, the cycle
is either a WRITE to the command state machine (CSM) or to the memory array.
Reset: When RP# is a logic LOW, the device is in reset mode, which drives the
outputs to High-Z and resets the write state machine (WSM). When RP# is at logic
HIGH, the device is in standard operation. When RP# transitions from logic LOW
to logic HIGH, the device resets all blocks to locked and defaults to the read array
mode.
Write Protect: Controls the lock down function of the flexible locking feature.
Data Inputs/Outputs: Inputs array data on the second CE# and WE# cycle during
PROGRAM command. Inputs commands to the command user interface when CE#
and WE# are active.
Block Erase and Program Power Supply: [VPP1 = 0.9V–1.95V or VPP2 = 11.4V–
12.6V]. A valid voltage on this contact allows block erase or data programming.
Memory contents cannot be altered when VPP VPPLK. Block erase and program
at invalid VPP voltages should not be attempted. It provides factory programming
compatibility when driven to 11.4V–12.6V
Device Power Supply: [1.65V–1.95V] Supplies power for device operation.
I/O Power Supply: [1.65V–1.95V] Supplies power for input/output buffers. This
input should be tied directly to VCC.
Do not float any ground ball.
Internally not connected.
2 Meg x 16, 1.8V Enhanced+ Boot Block Flash Memory
MT28F320A18_3.fm - Rev. 3, Pub. 9/2002
6
©2002, Micron Technology Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]