AT24C256C-MAHL-E(2015) 데이터 시트보기 (PDF) - Atmel Corporation

부품명

상세내역

제조사

AT24C256C-MAHL-E
(Rev.:2015)

I2C-Compatible (2-Wire) Serial EEPROM 256-Kbit (32,768 x 8)

Atmel Corporation 

7. Device Addressing

The 256K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a

read or write operation. The device address word consists of a mandatory one, zero sequence for the first four

most significant bits as shown. This is common to all 2-wire EEPROM devices.

Figure 7-1. Device Addressing

1

0

1

0 A2 A1 A0 R/W

MSB

LSB

The next three bits are the A2, A1, and A0 device address bits to allow as many as eight devices on the same

bus. These bits must compare to their corresponding hard wired input pins. The A2, A1, and A0 pins use an

internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is

high, and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device

will return to a standby state.

Data Security: The AT24C256C has a hardware data protection scheme that allows the user to write protect

the whole memory when the WP pin is at VCC.

AT24C256C [DATASHEET]

9

Atmel-8568F-SEEPROM-AT24C256C-Datasheet_012015

Share Link: