DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ATA6629(2014) 데이터 시트보기 (PDF) - Atmel Corporation

부품명
상세내역
제조사
ATA6629
(Rev.:2014)
Atmel
Atmel Corporation Atmel
ATA6629 Datasheet PDF : 26 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
9. Electrical Characteristics (Continued)
5V < VS < 27V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No. Parameters
Test Conditions
Pin Symbol Min.
Typ.
Max.
Unit
8.7
Voltage drop at the serial In pull-up path with Rslave
diodes
ISerDiode = 10mA
LIN
VSerDiode
0.4
1.0
V
8.8
LIN current limitation
VBUS = VBatt_max
LIN
IBUS_LIM
40
120
200
mA
Input leakage current at Input leakage current
8.9
the receiver including
pull-up resistor as
specified
driver off
VBUS = 0V
VBatt = 12V
LIN IBUS_PAS_dom
–1
–0.35
mA
Driver off
8.10
Leakage current LIN
recessive
8V < VBatt < 18V
8V < VBUS < 18V
VBUS VBatt
LIN IBUS_PAS_rec
10
20
µA
Leakage current when
8.11
control unit disconnected
from ground.
loss of local ground must
not affect communication
GNDDevice = VS
VBatt = 12V
0V < VBUS < 18V
LIN IBUS_NO_gnd –10
+0.5
+10
µA
in the residual network
8.12
Leakage current at
disconnected battery.
Node has to sustain the VBatt disconnected
current that can flow
VSUP_Device = GND
under this condition. Bus 0V < VBUS < 18V
must remain operational
under this condition.
LIN IBUS_NO_bat
0.1
2
µA
8.13
Capacitance on pin LIN
to GND
LIN
CLIN
20
pF
9 LIN bus receiver
9.1
Center of receiver
threshold
VBUS_CNT =
(Vth_dom + Vth_rec)/2
9.2 Receiver dominant state VEN = 5V
9.3 Receiver recessive state VEN = 5V
9.4 Receiver input hysteresis Vhys = Vth_rec – Vth_dom
9.5
Pre-wake detection LIN
High level input voltage
LIN
VBUS_CNT
0.475 ×
VS
0.5 ×
VS
0.525 ×
VS
V
LIN
VBUSdom
–27
0.4 × VS
V
LIN
VBUSrec 0.6 × VS
40
V
LIN
VBUShys
0.028 ×
VS
0.1 x VS
0.175 ×
VS
V
LIN
VLINH
VS – 2V
VS + 0.3V V
9.6
Pre-wake detection LIN
Low level input voltage
Activates the LIN receiver
LIN
VLINL
–27
VS – 3.3V V
10 Internal Timers
10.1
Dominant time
up via LIN bus
for
wake–
VLIN
=
0V
LIN
tbus
30
90
150
µs
Time delay for mode
10.2 change from fail-safe into VEN = 5V
normal mode via pin EN
EN
tnorm
5
15
20
µs
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
Type*
D
A
A
A
A
A
D
A
A
A
A
A
A
A
A
20 ATA6629/ATA6631 [DATASHEET]
9165F–AUTO–10/14

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]