CY22150FCT 데이터 시트보기 (PDF) - Cypress Semiconductor

부품명

상세내역

제조사

CY22150FCT

One-PLL General-Purpose Flash-Programmable and 2-Wire Serially Programmable Clock Generator

Cypress Semiconductor 

CY22150

Table 14. CLKOE Bit Setting

Address

D7

D6

09H

0

0

D5

CLK6

D4

CLK5

D3

LCLK4

D2

LCLK3

D1

LCLK2

D0

LCLK1

Programmable Interface Timing

The CY22150 uses a two-wire serial-interface SDAT and SCLK

that operates up to 400 kbits/second in Read or Write mode. The

basic Write serial format is as follows.

Start Sequence – Start frame is indicated by SDAT going LOW

when SCLK is HIGH. Every time a Start signal is given, the next

eight-bit data must be the device address (seven bits) and a R/W

bit, followed by register address (eight bits) and register data

(eight bits).

Start Bit; seven-bit Device Address (DA); R/W Bit; Slave Clock

Acknowledge (ACK); eight-bit Memory Address (MA); ACK;

eight-bit data; ACK; eight-bit data in MA + 1 if desired; ACK;

eight-bit data in MA+2; ACK; and so on until STOP bit.The basic

serial format is illustrated in Figure 4 on page 8.

Data Valid

Data is valid when the Clock is HIGH, and may only be transi-

tioned when the clock is LOW, as illustrated in Figure 3.

Data Frame

Every new data frame is indicated by a start and stop sequence,

as illustrated in Figure 5 on page 9.

Stop Sequence – Stop frame is indicated by SDAT going HIGH

when SCLK is HIGH. A Stop frame frees the bus for writing to

another part on the same bus or writing to another random

register address.

Acknowledge Pulse

During Write mode, the CY22150 responds with an ACK pulse

after every eight bits. This is accomplished by pulling the SDAT

line LOW during the N*9th clock cycle, as illustrated in Figure 6

on page 9. (N = the number of eight-bit segments transmitted.)

During Read mode, the ACK pulse after the data packet is sent

is generated by the master

.

Figure 3. Data Valid and Data Transition Periods

Data valid Transition to next bit

SDAT

CLKHIGH

VIH

SCLK

VIL

tDH tSU

CLKLOW

Figure 4. Data Frame Architecture

SDAT Write

Multiple

Contiguous

Registers

1-bit 1-bit

1-bit Slave Slave

R/W = 0 ACK ACK

1-bit

Slave

ACK

1-bit

Slave

ACK

7-bit

8-bit 8-bit 8-bit 8-bit

Device Register Register Register Register

Address Address Data Data Data

(XXH) (XXH) (XXH+1) (XXH+2)

Start Signal

1-bit 1-bit 1-bit

Slave Slave Slave

ACK ACK ACK

8-bit 8-bit

Register Register

Data Data

(FFH) (00H)

1-bit

Slave

ACK

Stop Signal

SDAT Read

Multiple

Contiguous

Registers

1-bit 1-bit

1-bit

1-bit Slave Slave 1-bit Master

R/W = 0 ACK ACK R/W = 1 ACK

7-bit

8-bit

8-bit 8-bit

Device Register 7-Bit Register Register

Address Address Device Data Data

(XXH) Address (XXH) (XXH+1)

Start Signal

1-bit 1-bit 1-bit

Master Master Master

ACK ACK ACK

8-bit 8-bit

Register Register

Data Data

(FFH) (00H)

1-bit

Master

ACK

Stop Signal

Document #: 38-07104 Rev. *I

Page 8 of 16

[+] Feedback

Share Link: