DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CY7C1340A-66 데이터 시트보기 (PDF) - Cypress Semiconductor

부품명
상세내역
제조사
CY7C1340A-66
Cypress
Cypress Semiconductor Cypress
CY7C1340A-66 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CY7C1340A
Thermal Resistance
Parameter
ΘJA
ΘJC
Description
Test Conditions
Thermal Resistance (Junction to Ambient) Still air, soldered on a 4.25 × 1.125 inch,
Thermal Resistance (Junction to Case) four-layer PCB
AC Test Loads and Waveforms—3.3V I/O[21]
TQFP Typ.
20
1
Unit
°C/W
°C/W
DQ
Z0 = 50
DQ
3173.3V 3.0V
ALL INPUT PULSES
90%
90%
tPU = 200us
Vddtyp
10%
10%
V ddm in
50
30 pF
5 pF
0V
351
1.5 ns
1.5 ns
For proper RESET
bring Vdd down to 0V
= 1.5V
Vt
(a)
(b)
(c)
(d)
AC Test Loads and Waveforms—2.5V I/O
DQ
Z0 = 50
50
Vt = 1.25V
(a)
2.5V
0V
ALL INPUT PULSES
10%
90%
18 ns
(c)
90%
10%
1.8 ns
Switching Characteristics Over the Operating Range[22]
-5
100 MHz
-7
66 MHz
Parameter
Description
Min.
Max.
Min.
Max.
Unit
Clock
tKC
Clock Cycle Time
10
15
ns
tKH
Clock HIGH Time
4
5
ns
tKL
Clock LOW Time
4
5
ns
Output Times
tKQ
Clock to Output Valid
5
7
ns
tKQX
tKQLZ
tKQHZ
tOEQ
tOELZ
tOEHZ
Clock to Output Invalid
Clock to Output in Low-Z[23, 24]
Clock to Output in High-Z[23, 24]
OE to Output Valid[25]
OE to Output in Low-Z[23, 24]
OE to Output in High-Z[23, 24]
2
2
ns
3
3
ns
5
6
ns
5
7
ns
0
0
ns
4
6
ns
Set-up Times
tS
Address, Controls, and Data In[26]
2.5
2.5
ns
Hold Times
tH
Address, Controls, and Data In[26]
0.5
0.5
ns
Notes:
21. Overshoot: VIH(AC) <VDD + 1.5V for t <tTCYC/2; undershoot: VIL(AC) < 0.5V for t <tTCYC/2; power-up: VIH < 2.6V and VDD <2.4V and VDDQ < 1.4V for
t<200 ms.
22. Test conditions as specified with the output loading as shown in (a) of AC Test Loads unless otherwise noted.
23. Output loading is specified with CL = 5 pF as in part (b) of AC Test Loads.
24. At any given temperature and voltage condition, tKQHZ is less than tKQLZ and tOEHZ is less than tOELZ.
25. OE is a “Don’t Care” when a byte Write enable is sampled LOW.
26. This is a synchronous device. All synchronous inputs must meet specified set-up and hold time, except for “don’t care” as defined in the truth table.
Document #: 38-05153 Rev. *C
Page 7 of 12

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]