Timing Waveforms (continued)
Read Cycle No. 2[11, 12]
tRC
Address
CE
OE
Data Out
High Z
ICC
VCC
Current
ISB
Write Cycle No. 1 (WE Controlled)[13, 14, 15]
Address
CE
tSA
WE
tACE
tDOE
tLZOE
tLZCE
tPU
50%
tWC
tSCE
tAW
tPWE
OE
tHZOE
tSD
Data In/Out
Undefined
see footnotes
Data-In Valid
Notes:
11. This cycle is OE Controlled and WE is HIGH read cycle.
12. Address valid prior to or coincident with CE transition LOW.
13. This cycle is WE controlled, OE is HIGH during write.
14. Data In/Out is high impedance if OE = VIH.
15. During this period the I/Os are in output state and input signals should not be applied.
CY7C199C
tHZCE
tHZOE
Data Valid
High Z
tPD
50%
tHA
tHD
Document #: 38-05408 Rev. *C
Page 7 of 13
[+] Feedback