NT7501 데이터 시트보기 (PDF) - Novatek Microelectronics
부품명
상세내역
제조사
NT7501 Datasheet PDF : 38 Pages
| |||
NT7501
Functional Description
Microprocessor Interface
Interface type selection
The NT7501 can transfer data via 8-bit bi-directional data bus (D7 to D0) or via serial data input (SI). When high or low is
selected for the parity of the P/S pad, either 8-bit parallel data input or serial data input can be selected as shown in Table 1.
When serial data input is selected, the RAM data cannot be read out.
Table 1.
P/S
Type
CS1
CS2
A0
RD
WR
C86
D7
D6 D0 to D5
H
Parallel Input CS1
CS2
A0
RD
WR
C86
D7
D6 D0 to D5
L
Serial Input
CS1
CS2
A0
-
-
-
SI
SCL
(HZ)
“-” must always be high or low
Parallel Input
When the NT7501 selects parallel input (P/S = high), the 8080 series microprocessor or 6800 series microprocessor can be
selected by causing the C86 pad to go high or low as shown in Table 2.
Table 2.
C86
Type
CS1
CS2
A0
H 6800 microprocessor bus CS1
CS2
A0
L
8080 microprocessor bus
CS1
CS2
A0
RD
WR
E
RW
RD
RW
D0 to D7
D0 to D7
D0 to D7
Data Bus Signals
The NT7501 identifies the data bus signal according to A0, E, R W ( RD , WR ) signals.
Table 3.
Common
A0
1
1
0
0
6800 processor
(RW )
1
0
1
0
8080 processor
RD
WR
0
1
1
0
0
1
1
0
Function
Reads display data
Writes display data
Reads status
Writes control data in internal register. (Command)
Serial Interface (P/S is low)
The serial interface consists of an 8-bit shift register and a 3-bit counter. The serial data input and serial clock input are enabled
when CS1 is low and CS2 is high (in chip select status). When the chip is not selected, the shift register and counter are reset.
The serial data of D7, D6, D0 are read at D7 in this sequence when the serial clock (SCL) goes high. They are converted into
8-bit parallel data and processed on rising edge of every eighth serial clock signal.
The serial data input (SI) is determined to be the display data when A0 is high, and the control data when A0 is low. A0 is read
on the rising edge of every eighth clock signal.
Figure1 shows a timing chart of serial interface signals. The serial clock sign must be terminated correctly against termination
reflection and ambient noise. Operation checkout on the actual machine is recommended.
7
Share Link: 