DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

EL1882C 데이터 시트보기 (PDF) - Intersil

부품명
상세내역
제조사
EL1882C Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
EL1882C
Absolute Maximum Ratings (TA = 25°C)
VCC Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7V
Storage Temperature. . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C
Lead Temperature (5 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
Pin Voltages. . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to VCC +0.5V
Operating Ambient Temperature Range . . . . . . . . . .-40°C to +85°C
Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 125°C
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .400mW
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
MPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests
are at the specified temperature and are pulsed tests, therefore: TJ = TC = TA
DC Electrical Specifications VDD = 5V, TA = 25°C, RSET = 680k, unless otherwise specified.
PARAMETER
DESCRIPTION
MIN
TYP
MAX
UNIT
IDD, Quiescent
Clamp Voltage
VDD = 5V
Pin 2, Unloaded
0.75
1.5
3.0
mA
1.35
1.5
1.65
V
Clamp Discharge Current
Pin 2 = 2V
3.2
12
16
µA
Clamp Charge Current
Pin 2 = 1V
-2.0
-1.5
-0.8
mA
RSET Pin Reference Voltage
VOL Output Low Voltage
VOH Output High Voltage
Pin 6
IOL = 1.6mA
IOH = -40µA
IOH = -1.6mA
1.20
1.31
1.40
V
0.4
0.8
V
4
4.8
V
2.4
3.5
Dynamic Specifications
PARAMETER
DESCRIPTION
MIN
TYP
MAX
UNIT
Comp Sync Prop Delay, tCS
See Figure 2
10
25
40
ns
Vertical Sync Width, tVS
Normal or Default Trigger, 50%-50%
190
270
350
µs
Vertical Sync Default Delay, tVSD See Figure 3
35
65
85
µs
Burst/Back Porch Delay, tBD
See Figure 2
250
450
650
ns
Burst/Back Porch Width, tB
See Figure 2
2.5
3.6
4.5
µs
Input Dynamic Range
Video Input Amplitude to Maintain 50% Slice Spec
0.5
2
VP-P
Slice Level
VSLICE/VCLAMP
40
50
60
%
2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]