DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

EL5281CS-T7 데이터 시트보기 (PDF) - Intersil

부품명
상세내역
제조사
EL5281CS-T7
Intersil
Intersil Intersil
EL5281CS-T7 Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
EL5281
Pin Descriptions
PIN NUMBER
1
2
PIN NAME
VS+
INA+
FUNCTION
Positive supply current
Positive input, channel A
EQUIVALENT CIRCUIT
VS+
IN-
IN+
3
4, 11
5
6
7
8
9
INA-
NC
INB+
INB-
VS-
GND
OUTB
Negative input, channel A
Not connected
Negative input, channel B
Positive input, channel B
Negative supply voltage
Ground
Output, channel B
10
LATCHB Latch input, channel B
12
LATCHA Latch input, channel A
13
OUTA
Output, channel A
14
VSD
Digital supply voltage
Applications Information
Power Supplies and Circuit Layout
The EL5281 comparator operates with single and dual
supply with 5V to 12V between VS+ and VS-. The output
side of the comparator is supplied by a single supply from
2.7V to 5V. The rail-to-rail output swing enables direct
connection of the comparator to both CMOS and TTL logic
circuits. As with many high speed devices, the supplies must
be well bypassed. Elantec recommends a 4.7µF tantalum in
parallel with a 0.1µF ceramic. These should be placed as
close as possible to the supply pins. Keep all leads short to
reduce stray capacitance and lead inductance. This will also
7
VS-
Circuit 1
(Reference Circuit 1)
(Reference Circuit 1)
(Reference Circuit 1)
VSD
VS+
OUT
VS-
Circuit 2
VS+
VSD
LATC
VS-
Circuit 3
(Reference Circuit 3)
(Reference Circuit 2)
minimize unwanted parasitic feedback around the
comparator. The device should be soldered directly to the
PC board instead of using a socket. Use a PC board with a
good, unbroken low inductance ground plane. Good ground
plane construction techniques enhance stability of the
comparator.
Input Voltage Considerations
The EL5281 input range is specified from 0.1V below VS- to
2.25V below VS+. The criterion for the input limit is that the
output still responds correctly to a small differential input
signal. The differential input stage is a pair of PNP
transistors, therefore, the input bias current flows out of the

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]