UPD75P3018GC-3B9 데이터 시트보기 (PDF) - NEC => Renesas Technology
부품명
상세내역
제조사
UPD75P3018GC-3B9 Datasheet PDF : 60 Pages
| |||
1. PIN CONFIGURATION (Top View)
• 80-pin plastic QFP (14 ¥ 14 mm)
µPD75P3018GC-3B9
• 80-pin plastic TQFP (fine pitch) (12 ¥ 12 mm)
µPD75P3018GK-BE9
µPD75P3018
S12
S13
S14
S15
S16
S17
S18
S19
S20
S21
S22
S23
S24/BP0
S25/BP1
S26/BP2
S27/BP3
S28/BP4
S29/BP5
S30/BP6
S31/BP7
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61
1
60
2
59
3
58
4
57
5
56
6
55
7
54
8
53
9
52
10
51
11
50
12
49
13
48
14
47
15
46
16
45
17
44
18
43
19
42
20
41
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
P60/KR0
X2
X1
VPP
XT2
XT1
VDD
P33/MD3
P32/MD2
P31/SYNC/MD1
P30/LCDCL/MD0
P23/BUZ
P22/PCL/PTO2
P21/PTO1
P20/PTO0
P13/TI0
P12/INT2/TI1/TI2
P11/INT1
P10/INT0
P03/SI/SB1
PIN IDENTIFICATIONS
P00-P03
P10-P13
P20-P23
P30-P33
P40-P43
P50-P53
P60-P63
P70-P73
BP0-BP7
KR0-KR7
SCK
SI
SO
SB0, 1
RESET
MD0-MD3
D0-D7
: Port0
: Port1
: Port2
: Port3
: Port4
: Port5
: Port6
: Port7
: Bit Port 0-7
: Key Return 0-7
: Serial Clock
: Serial Input
: Serial Output
: Serial Bus 0,1
: Reset
: Mode Selection 0-3
: Data Bus 0-7
4
S0-31
COM0-3
VLC0-2
BIAS
LCDCL
SYNC
TI0-2
PTO0-2
BUZ
PCL
INT0, 1, 4
INT2
X1, 2
XT1, 2
VPP
VDD
Vss
: Segment Output 0-31
: Common Output 0-3
: LCD Power Supply 0-2
: LCD Power Supply Bias Control
: LCD Clock
: LCD Synchronization
: Timer Input 0-2
: Programmable Timer Output 0-2
: Buzzer Clock
: Programmable Clock
: External Vectored Interrupt 0, 1, 4
: External Test Input 2
: Main System Clock Oscillation 1, 2
: Subsystem Clock Oscillation 1, 2
: Programming Power Supply
: Positive Power Supply
: Ground
Share Link: 